ardware

Manuá



M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Before using this material, please visit our website to verify that this is the most updated document available.

Rev. 2.00 Revision date: Nov. 28, 2005 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials -

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual


1. Introduction

This hardware manual provides detailed information on the M16C/6N Group (M16C/6NK, M16C/6NM) of microcomputers.

Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



*1

Blank:Set to "0" or "1" according to the application

- 0 : Set to "0"
- 1 : Set to "1"
- X: Nothing is assigned

*2

- RW: Read and write
- RO: Read only
- WO: Write only
- Nothing is assigned

*3

Reserved bit

Reserved bit. Set to specified value.

*4

Nothing is assigned

Nothing is assigned to the bit concerned. As the bit may be use for future functions, set to "0" when writing to this bit.

• Do not set to this value

The operation is not guaranteed when a value is set.

- · Function varies depending on mode of operation
- Bit function varies depending on peripheral function mode. Refer to respective register for each mode.

*5

Follow the text in each manual for binary and hexadecimal notations.

3. M16C Family Documents

The following documents were prepared for the M16C family ⁽¹⁾.

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral
	specifications, electrical characteristics, timing charts)
Software Manual	Detailed description of assembly instructions and microcomputer
	performance of each instruction
Application Note	 Application examples of peripheral functions
	Sample programs
	 Introduction to the basic functions in the M16C family
	 Programming method with Assembly and C languages
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

NOTE:

1. Before using this material , please visit our website to verify that this is the most updated document available.

Table of Contents

SFR Page Reference	B-1
1. Overview	1
1.1 Applications	1
1.2 Performance Outline	2
1.3 Block Diagram	
1.4 Product List	5
1.5 Pin Configuration	
1.6 Pin Description	13
2. Central Processing Unit (CPU)	
2.1 Data Registers (R0, R1, R2, and R3)	
2.2 Address Registers (A0 and A1)	16
2.3 Frame Base Register (FB)	
2.4 Interrupt Table Register (INTB)	
2.5 Program Counter (PC)	
2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)	
2.7 Static Base Register (SB)	
2.8 Flag Register (FLG)	
2.8.1 Carry Flag (C Flag)	
2.8.2 Debug Flag (D Flag)	
2.8.3 Zero Flag (Z Flag)	
2.8.4 Sign Flag (S Flag)	
2.8.5 Register Bank Select Flag (B Flag)	
2.8.6 Overflow Flag (O Flag)	
2.8.7 Interrupt Enable Flag (I Flag)	
2.8.8 Stack Pointer Select Flag (U Flag)	
2.8.9 Processor Interrupt Priority Level (IPL) 2.8.10 Reserved Area	
3. Memory	
4. Special Function Register (SFR)	
5. Reset	
5.1 Hardware Reset	
5.1.1 Reset on a Stable Supply Voltage	
5.1.2 Power-on Reset	
5.2 Software Reset	
5.3 Watchdog Timer Reset	
5.4 Oscillation Stop Detection Reset	
5.5 Internal Space	
6. Processor Mode	
6.1 Types of Processor Mode	
6.2 Setting Processor Modes	
7. Bus	
7.1 Bus Mode	
7.1.1 Separate Bus	
7.1.2 Multiplexed Bus	

7.2 Bus Control	
7.2.1 Address Bus	
7.2.2 Data Bus	
7.2.3 Chip Select Signal	
7.2.4 Read and Write Signals	
7.2.5 ALE Signal	
7.2.6 RDY Signal	
7.2.8 BCLK Output	
7.2.7 HOLD Signal	
7.2.9 External Bus Status When Internal Area Accessed	
7.2.10 Software Wait	
8. Clock Generating Circuit	56
8.1 Types of Clock Generating Circuit	
8.1.1 Main Clock	
8.1.2 Sub Clock	
8.1.3 On-chip Oscillator Clock	
8.1.4 PLL Clock	
8.2 CPU Clock and Peripheral Function Clock	
8.2.1 CPU Clock and BCLK	
8.2.2 Peripheral Function Clock	
8.3 Clock Output Function	
8.4 Power Control	
8.4.1 Normal Operation Mode	
8.4.2 Wait Mode	71
8.4.3 Stop Mode	73
8.5 Oscillation Stop and Re-oscillation Detection Function	
8.5.1 Operation When CM27 Bit = 0 (Oscillation Stop Detection Reset)	
8.5.2 Operation When CM27 Bit = 1 (Oscillation Stop, Re-oscillation Detection In	1terrupt)78
8.5.3 How to Use Oscillation Stop and Re-oscillation Detection Function	
9. Protection	
10. Interrupt	
10.1 Type of Interrupts	
10.2 Software Interrupts	
10.2.1 Undefined Instruction Interrupt	
10.2.2 Overflow Interrupt	
10.2.3 BRK Interrupt	
10.2.4 INT Instruction Interrupt	
10.3 Hardware Interrupts	
10.3.1 Special Interrupts	
10.3.2 Peripheral Function Interrupts	
10.4 Interrupts and Interrupt Vector	
10.4.1 Fixed Vector Tables	
10.4.2 Relocatable Vector Tables	
10.5 Interrupt Control	
10.5.1 I Flag	
10.5.2 IR Bit	
10.5.3 ILVL2 to ILVL0 Bits and IPL	

10.5.4 Interrupt Sequence	
10.5.5 Interrupt Response Time	90
10.5.6 Variation of IPL when Interrupt Request is Accepted	90
10.5.7 Saving Registers	91
10.5.8 Returning from an Interrupt Routine	92
10.5.9 Interrupt Priority	92
10.5.10 Interrupt Priority Resolution Circuit	
10.6 INT Interrupt	94
10.7 NMI Interrupt	
10.8 Key Input Interrupt	
10.9 CAN0/1 Wake-up Interrupt	
10.10 Address Match Interrupt	
11. Watchdog Timer	
11.1 Count Source Protective Mode	
12. DMAC	
12.1 Transfer Cycle	
12.1.1 Effect of Source and Destination Addresses	
12.1.2 Effect of BYTE Pin Level	
12.1.3 Effect of Software Wait	
12.1.4 Effect of RDY Signal	
12.2 DMA Transfer Cycles	
12.3 DMA Enable	111
12.4 DMA Request	111
12.5 Channel Priority and DMA Transfer Timing	112
13. Timers	113
13.1 Timer A	115
13.1.1 Timer Mode	
13.1.2 Event Counter Mode	
13.1.3 One-shot Timer Mode	
13.1.4 Pulse Width Modulation (PWM) Mode	
13.2 Timer B	
13.2.1 Timer Mode	
13.2.2 Event Counter Mode	
13.2.3 Pulse Period and Pulse Width Measurement Mode	
14. Three-Phase Motor Control Timer Function	
15. Serial Interface	
15.1 UARTi	
15.1.1 Clock Synchronous Serial I/O Mode	
15.1.2 Clock Asynchronous Serial I/O (UART) Mode	
15.1.3 Special Mode 1 (I ² C Mode)	
15.1.4 Special Mode 2	
15.1.5 Special Mode 3 (IE Mode)	
15.1.6 Special Mode 4 (SIM Mode) (UART2)	
15.2 SI/Oi	
15.2.1 SI/Oi Operation Timing	
15.2.2 CLK Polarity Selection	
15.2.3 Functions for Setting an SOUTi Initial Value	

16. A/D Converter	
16.1 Mode Description	
16.1.1 One-shot Mode	
16.1.2 Repeat Mode	
16.1.3 Single Sweep Mode	
16.1.4 Repeat Sweep Mode 0	
16.1.5 Repeat Sweep Mode 1	
16.2 Function	
16.2.1 Resolution Select Function	
16.2.2 Sample and Hold	
16.2.3 Extended Analog Input Pins	
16.2.4 External Operation Amplifier (Op-Amp) Connection Mode	
16.2.5 Current Consumption Reducing Function	
16.2.6 Output Impedance of Sensor under A/D Conversion	
17. D/A Converter	
18. CRC Calculation	
19. CAN Module	
19.1 CAN Module-Related Registers	
19.1.1 CAN Message Box	
19.1.2 Acceptance Mask Registers	
19.1.3 CAN SFR Registers	
19.2 CANi Message Box	
19.3 Acceptance Mask Registers	
19.4 CAN SFR Registers	
19.5 Operational Modes	
19.5.1 CAN Reset/Initialization Mode	
19.5.2 CAN Operation Mode	
19.5.3 CAN Sleep Mode	
19.5.4 CAN Interface Sleep Mode	
19.5.5 Bus Off State	
19.6 Configuration CAN Module System Clock	
19.7 Bit Timing Configuration	
19.8 Bit-rate	
19.8.1 Calculation of Bit-rate	
19.9 Acceptance Filtering Function and Masking Function	
19.10 Acceptance Filter Support Unit (ASU)	
19.11 Basic CAN Mode	
19.12 Return from Bus Off Function	
19.13 Time Stamp Counter and Time Stamp Function	
19.14 Listen-Only Mode	
19.15 Reception and Transmission	
19.15.1 Reception	
19.15.2 Transmission	
19.16 CAN Interrupt	

20. Programmable I/O Ports	247
20.1 PDi Register	
20.2 Pi Register, PC14 Register	
20.3 PURj Register	248
20.4 PCR Register	248
21. Flash Memory Version	
21.1 Memory Map	
21.1.1 Boot Mode	
21.2 Functions to Prevent Flash Memory from Rewriting	
21.2.1 ROM Code Protect Function	
21.2.2 ID Code Check Function	
21.3 CPU Rewrite Mode	
21.3.1 EW0 Mode	
21.3.2 EW1 Mode	
21.3.3 FMR0, FMR1 Registers	
21.3.4 Precautions on CPU Rewrite Mode	
21.3.5 Software Commands	
21.3.6 Data Protect Function	
21.3.7 Status Register (SRD Register)	
21.3.8 Full Status Check	
21.4 Standard Serial I/O Mode	
21.4.1 ID Code Check Function	
21.4.2 Example of Circuit Application in Standard Serial I/O Mode	
21.5 Parallel I/O Mode	
21.5.1 User ROM and Boot ROM Areas	
21.5.2 ROM Code Protect Function	
21.6 CAN I/O Mode	
21.6.1 ID Code Check Function	
21.6.2 Example of Circuit Application in CAN I/O Mode	
22.1 Electrical Characteristics (Normal-ver.)	
22.2 Electrical Characteristics (T/V-ver.)	
23. Usage Precaution	
23.1 SFR	
23.1 External Bus	
23.3 External Clock	
23.4 PLL Frequency Synthesizer	
23.5 Power Control	
23.6 Oscillation Stop, Re-oscillation Detection Function	
23.7 Protection	
23.8 Interrupt	
23.8.1 Reading Address 00000h	
23.8.2 Setting SP	
23.8.3 NMI Interrupt	
23.8.4 Changing Interrupt Generate Factor	
23.8.5 INT Interrupt	
23.8.6 Rewrite Interrupt Control Register 23.8.7 Watchdog Timer Interrupt	
20.0.7 Watchuog Timer Interrupt	

23.9 DMAC	349
23.9.1 Write to DMAE Bit in DMiCON Register	349
23.10 Timers	350
23.10.1 Timer A	350
23.10.2 Timer B	354
23.11 Thee-Phase Motor Control Timer Function	356
23.12 Serial Interface	357
23.12.1 Clock Synchronous Serial I/O Mode	357
23.12.2 Special Modes	358
23.12.3 SI/Oi	359
23.13 A/D Converter	360
23.14 CAN Module	362
23.14.1 Reading CiSTR Register	362
23.14.2 Performing CAN Configuration	364
23.14.3 Suggestions to Reduce Power Consumption	365
23.14.4 CAN Transceiver in Boot Mode	366
23.15 Programmable I/O Ports	367
23.16 Dedicated Input Pin	368
23.17 Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers	369
23.18 Mask ROM Version	370
23.19 Flash Memory Version	371
23.19.1 Functions to Prevent Flash Memory from Rewriting	371
23.19.2 Stop Mode	371
23.19.3 Wait Mode	371
23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation Mode	. 371
23.19.5 Writing Command and Data	371
23.19.6 Program Command	371
23.19.7 Lock Bit Program Command	371
23.19.8 Operation Speed	371
23.19.9 Prohibited Instructions	372
23.19.10 Interrupt	372
23.19.11 How to Access	372
23.19.12 Rewriting in User ROM Area	372
23.19.13 DMA Transfer	372
23.20 Flash Memory Programming Using Boot Program	373
23.20.1 Programming Using Serial I/O Mode	373
23.20.2 Programming Using CAN I/O Mode	373
23.21 Noise	374
Appendix 1. Package Dimensions	. 375
Register Index	. 377

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

SFR Page Reference

Address	Register	Symbol	Page
0000h	Tiegister	Symbol	i age
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	40
0005h	Processor Mode Register 1	PM1	41
0006h	System Clock Control Register 0	CM0	58
0007h	System Clock Control Register 1	CM1	59
0008h	Chip Select Control Register	CSR	46
0000h	Address Match Interrupt Enable Register	AIER	100
000Ah	Protect Register	PRCR	80
000An		THOM	00
000Dh	Oscillation Stop Detection Register	CM2	60
0000h	Coefficient Clop Detection riegister	ONIZ	00
000Eh	Watchdog Timer Start Register	WDTS	102
000Eh	Watchdog Timer Control Register	WDTO	102
0010h	Watchdog Timer Control Register	WDO	102
0010h	Address Match Interrupt Register 0	RMAD0	100
	Address Match Interrupt Register 0	RIVIADU	100
0012h			
0013h 0014h			
	Adduces Metch Interrust Devicts of		100
0015h	Address Match Interrupt Register 1	RMAD1	100
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh	Chip Select Expansion Control Register	CSE	52
001Ch	PLL Control Register 0	PLC0	63
001Dh			
001Eh	Processor Mode Register 2	PM2	62
001Fh			
0020h			
0021h	DMA0 Source Pointer	SAR0	107
0022h			
0023h			
0024h			
0025h	DMA0 Destination Pointer	DAR0	107
0026h			
0027h			
0028h	DMA0 Transfer Counter	TODO	107
0029h	DMA0 Transfer Counter	TCR0	107
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	106
002Dh			
002Eh			
002Fh			
0030h			
0031h			107
	DMA1 Source Pointer	SAR1	1 107
	DMA1 Source Pointer	SAR1	107
0032h	DMA1 Source Pointer	SAR1	107
0032h 0033h	DMA1 Source Pointer	SAR1	107
0032h 0033h 0034h			
0032h 0033h 0034h 0035h	DMA1 Source Pointer DMA1 Destination Pointer	SAR1 DAR1	107
0032h 0033h 0034h 0035h 0036h			
0032h 0033h 0034h 0035h 0036h 0037h			
0032h 0033h 0034h 0035h 0036h 0037h 0038h			
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h	DMA1 Destination Pointer	DAR1	107
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah	DMA1 Destination Pointer	DAR1	107
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	107
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1	107
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	107
0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch	DMA1 Destination Pointer DMA1 Transfer Counter	DAR1 TCR1	107

Address	Register	Symbol	Page
0040h	CANO/1 Woke up Interment Original Devict	00114//2/0	00
0041h	CAN0/1 Wake-up Interrupt Control Register	C01WKIC	86
0042h	CANO Successful Reception Interrupt Control Register	CORECIC	86
0043h	CANO Successful Transmission Interrupt Control Register	COTRMIC	86
0044h	INT3 Interrupt Control Register	INT3IC	87
0045h	Timer B5 Interrupt Control Register	TB5IC	86
	SI/O5 Interrupt Control Register	S5IC	86
0046h	Timer B4 Interrupt Control Register	TB4IC	86
	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	86
0047h	Timer B3 Interrupt Control Register	TB3IC	86
	UARTO Bus Collision Detection Interrupt Control Register	UOBCNIC	86
00405	CAN1 Successful Reception Interrupt Control Register	C1RECIC	87
0048h	SI/O4 Interrupt Control Register	S4IC INT5IC	87
	INT5 Interrupt Control Register		87
00406	CAN1 Successful Transmission Interrupt Control Register	C1TRMIC S3IC	87
0049h	SI/O3 Interrupt Control Register	INT4IC	87 87
00146	INT4 Interrupt Control Register		-
	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	86
	DMA0 Interrupt Control Register	DM0IC	86
004Ch	DMA1 Interrupt Control Register	DM1IC	86
004Dh	CAN0/1 Error Interrupt Control Register	C01ERRIC	86
004Eh	A/D Conversion Interrupt Control Register	ADIC	86
004Fh	Key Input Interrupt Control Register	KUPIC	86
	UART2 Transmit Interrupt Control Register	S2TIC S2RIC	86
0050h	UART2 Receive Interrupt Control Register		86
0051h	UARTO Transmit Interrupt Control Register	SOTIC	86
0052h 0053h	UART0 Receive Interrupt Control Register UART1 Transmit Interrupt Control Register	SORIC S1TIC	86 86
0053h			
	UART1 Receive Interrupt Control Register	S1RIC TA0IC	86
0055h 0056h	Timer A0 Interrupt Control Register	TATIC	86 86
005011	Timer A1 Interrupt Control Register Timer A2 Interrupt Control Register	TA1IC TA2IC	
0057h			87
	INT7 Interrupt Control Register	INT7IC TA3IC	87 87
0058h	Timer A3 Interrupt Control Register INT6 Interrupt Control Register	INT6IC	87
0050h			-
0059h	Timer A4 Interrupt Control Register	TA4IC	86
005Ah	Timer B0 Interrupt Control Register SI/O6 Interrupt Control Register	TB0IC S6IC	86 86
		TB1IC	
005Bh	Timer B1 Interrupt Control Register INT8 Interrupt Control Register	INT8IC	87
005Ch	Timer B2 Interrupt Control Register	TB2IC	87
005Ch	INTO Interrupt Control Register	INTOIC	86
005Dh		INT1IC	87
005Eh 005Fh	INT1 Interrupt Control Register INT2 Interrupt Control Register	INT2IC	87 87
005111 0060h		1111210	07
0061h			
0062h			
0062n	CAN0 Message Box 0: Identifier / DLC		
0064h			
0065h			
0065h			
0067h			
0068h			
0069h			
0069h	CAN0 Message Box 0: Data Field		
006Bh			
006Ch			
006Dh			
006Eh			
006Fh	CAN0 Message Box 0: Time Stamp		225
0070h	· · ·		226
0070h			
0071h			
0072h	CAN0 Message Box 1: Identifier / DLC		
0073h			
			1
0075h			
0075h 0076h			
0075h 0076h 0077h			
0075h 0076h 0077h 0078h			
0075h 0076h 0077h 0078h 0079h	CAN0 Message Box 1: Data Field		
0075h 0076h 0077h 0078h 0079h 007Ah	CAN0 Message Box 1: Data Field		
0075h 0076h 0077h 0078h 0079h 007Ah 007Bh	CAN0 Message Box 1: Data Field		
0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch	CAN0 Message Box 1: Data Field		
0075h 0076h 0077h 0078h 0079h 007Ah 007Bh	CAN0 Message Box 1: Data Field CAN0 Message Box 1: Time Stamp		

The blank areas are reserved.

Address	Register	Symbol	Page
0080h			
0081h			
0082h	CAN0 Message Box 2: Identifier / DLC		
0083h			
0084h			
0085h			
0086h			
0087h 0088h			
0089h			
008Ah	CAN0 Message Box 2: Data Field		
008Bh			
008Ch			
008Dh			
008Eh	CANO Massaga Box 2: Tima Stamp		
008Fh	CAN0 Message Box 2: Time Stamp		
0090h			
0091h			
0092h	CAN0 Message Box 3: Identifier / DLC		
0093h	5 1 1 1 1 1 1 1 1 1 1		
0094h 0095h			
0095h			
0090h			
0098h			
0099h			
009Ah	CAN0 Message Box 3: Data Field		
009Bh			
009Ch			
009Dh			
009Eh	CAN0 Message Box 3: Time Stamp		0.05
009Fh			225
00A0h			226
00A1h 00A2h			
00A2h	CAN0 Message Box 4: Identifier / DLC		
00A3h			
00A5h			
00A6h			
00A7h			
00A8h			
00A9h	CAN0 Message Box 4: Data Field		
00AAh	C to Moodage Dox T. Data Field		
00ABh			
00ACh			
00ADh 00AEh			
00AEn	CAN0 Message Box 4: Time Stamp		
00A111			
00B1h			
00B2h			
00B3h	CAN0 Message Box 5: Identifier / DLC		
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h	CAN0 Message Box 5: Data Field		
00BAh 00BBh	, , , , , , , , , , , , , , , , , , ,		
00BBh			
00BDh			
00BEh			
00BFh	CAN0 Message Box 5: Time Stamp		

Address Register Symbol 00C0h 00C1h 00C1h 00C2h 00C2h CAN0 Message Box 6: Identifier / DLC 00C4h	Page
00C2h 00C3h 00C4h CAN0 Message Box 6: Identifier / DLC	
00C3h 00C4h	
00C3h 00C4h	
00C5h	
00C6h	
00C7h	
00C8h	
00C9h CANO Marca Barro Bata Fishi	
00CAh CAN0 Message Box 6: Data Field	
00CBh	
00CCh	
00CDh	
00CEh CANO MANA PARA TINA Olama	
00CFh CAN0 Message Box 6: Time Stamp	
00D0h	
00D1h	
00D2h CANO Magazara Bay 7: Identifier / DLC	
00D3h CAN0 Message Box 7: Identifier / DLC	
00D4h	
00D5h	
00D6h	
00D7h	
00D8h	
00D9h CANO Massara Day 7: Data Field	
00DAh CAN0 Message Box 7: Data Field	
00DBh	
00DCh	
00DDh	
OODEh CANO Message Box 7: Time Stamp	
00DFh	225
00E0h	226
00E1h	
00E2h OCE2h CAN0 Message Box 8: Identifier / DLC	
00E3h	
00E4h	
00E5h	
00E6h	
00E7h	
00E8h	
00E9h CAN0 Message Box 8: Data Field	
UUEAN	
00EBh	
00ECh	
00EDh	
OOEEh CANO Message Box 8: Time Stamp	
UUEFII	
00F0h	
00F1h	
00F2h 00F2h CAN0 Message Box 9: Identifier / DLC	
00F31	
00F4h	
00F5h	
00F6h	
00F7h	
00F8h	
00F9h O0FAh CAN0 Message Box 9: Data Field	
OUFAIT	
00FBh	
00FCh	
00FDh	
00FEh 00FFh CAN0 Message Box 9: Time Stamp	

Address	Register	Symbol	Page
0100h			
0101h			
0102h	CAN0 Message Box 10: Identifier / DLC		
0103h	CANO Message box 10. Identilier / DEC		
0104h			
0105h			
0106h			
0107h			
0108h			
0109h	OANO Marriero Davido, Data Fiald		
010Ah	CAN0 Message Box 10: Data Field		
010Bh			
010Ch			
010Dh			
010Eh			
010Fh	CAN0 Message Box 10: Time Stamp		
0110h			
0111h			
0112h			
0113h	CAN0 Message Box 11: Identifier / DLC		
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah	CAN0 Message Box 11: Data Field		
011Bh			
011Ch			
011Dh			
011Eh			
011Eh	CAN0 Message Box 11: Time Stamp		225
0120h			226
012011 0121h			220
-			
0122h 0123h	CAN0 Message Box 12: Identifier / DLC		
-	-		
0124h			
0125h			
0126h			
0127h			
0128h			
0129h	CAN0 Message Box 12: Data Field		
012Ah	U - - - - - - - - - -		
012Bh			
012Ch			
012Dh			
012Eh	CAN0 Message Box 12: Time Stamp		
012Fh			
0130h			
0131h			
0132h	CAN0 Message Box 13: Identifier / DLC		
0133h	e, ato mosoago box to. Idenailor / DEO		
0134h			
0135h			
0136h			
0137h			
0138h			
0139h	CANO Moooogo Doy 10: Data Field		
013Ah	CAN0 Message Box 13: Data Field		
013Bh			
013Ch			
013Dh			
013Eh			
013Fh	CAN0 Message Box 13: Time Stamp		
The blan			

Address	Register	Symbol	Page
0140h			
0141h			
0142h	CAN0 Message Box 14: Identifier /DLC		
0143h	e		
0144h			
0145h			
0146h			
0147h			
0148h			
0149h	CAN0 Message Box 14: Data Field		
014Ah	CANO Message Box 14. Data Field		
014Bh			
014Ch			
014Dh			
014Eh	CANO Magagaga Bay 14: Tima Stamp		
014Fh	CAN0 Message Box 14: Time Stamp		225
0150h			226
0151h			
0152h	CANO Magaga Roy 15: Identifier /DLC		
0153h	CAN0 Message Box 15: Identifier /DLC		
0154h			
0155h			
0156h			1
0157h			
0158h			
0159h			
015Ah	CAN0 Message Box 15: Data Field		
015Bh			
015Ch			
015Dh			
015Eh			1
015Fh	CAN0 Message Box 15: Time Stamp		
0160h			
0161h			
0162h			
0163h	CAN0 Global Mask Register	COGMR	227
0164h			
0165h			
0166h			
0167h			
0168h			
0169h	CAN0 Local Mask A Register	COLMAR	227
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh	CAN0 Local Mask B Register	COLMBR	227
0170h			
0170h			
0172h			1
0172h			<u> </u>
0174h			<u> </u>
0175h			t
0176h			
0170h			
0178h			<u> </u>
0179h			<u> </u>
0173h			
017An			<u> </u>
017Bn			I
017Ch			
017Dh			
017En			<u> </u>
			L

Address	Register	Symbol	Page	Address	Register	Symbol	Page
0180h			· · ··g·		Timer B3, B4, B5 Count Start Flag	TBSR	132
0181h				01C1h			
0182h				01C2h		TA 44	140
0183h				01C3h	Timer A1-1 Register	TA11	143
0184h				01C4h		TAGA	1.10
0185h				01C5h	Timer A2-1 Register	TA21	143
0186h				01C6h		TA 44	
0187h				01C7h	Timer A4-1 Register	TA41	143
0188h					Three-Phase PWM Control Register 0	INVC0	140
0189h					Three-Phase PWM Control Register 1	INVC1	141
018Ah					Three-Phase Output Buffer Register 0	IDB0	142
018Bh					Three-Phase Output Buffer Register 1	IDB1	142
018Ch					Dead Time Timer	DTT	142
018Dh					Timer B2 Interrupt Occurrence Frequency Set Counter	ICTB2	144
018Eh				01CEh		101102	177
018Fh					Interrupt Cause Select Register 2	IFSR2	97
0190h				01D0h		11 0112	57
0190h				01D0h	Timer B3 Register	TB3	131
01911 0192h				01D1h			
				01D2h	Timer B4 Register	TB4	131
0193h							
0194h				01D4h 01D5h	Timer B5 Register	TB5	131
0195h					-	00700	107
0196h					SI/O6 Transmit/Receive Register	S6TRR	197
0197h				01D7h			
0198h					SI/O6 Control Register	S6C	197
0199h					SI/O6 Bit Rate Generator	S6BRG	197
019Ah					SI/O3, 4, 5, 6 Transmit/Receive Register	S3456TRR	198
019Bh					Timer B3 Mode Register	TB3MR	131 133
019Ch					Timer B4 Mode Register	TB4MR	135
019Dh					Timer B5 Mode Register	TB5MR	136
019Eh					Interrupt Cause Select Register 0	IFSR0	95
019Fh					Interrupt Cause Select Register 1	IFSR1	96
01A0h					SI/O3 Transmit/Receive Register	S3TRR	197
01A1h				01E1h			
01A2h					SI/O3 Control Register	S3C	197
01A3h					SI/O3 Bit Rate Generator	S3BRG	197
01A4h					SI/O4 Transmit/Receive Register	S4TRR	197
01A5h				01E5h			
01A6h				01E6h	SI/O4 Control Register	S4C	197
01A7h				01E7h	SI/O4 Bit Rate Generator	S4BRG	197
01A8h				01E8h	SI/O5 Transmit/Receive Register	S5TRR	197
01A9h				01E9h			
01AAh				01EAh	SI/O5 Control Register	S5C	197
01ABh					SI/O5 Bit Rate Generator	S5BRG	197
01ACh					UART0 Special Mode Register 4	U0SMR4	158
01ADh					UART0 Special Mode Register 3	U0SMR3	157
01AEh					UART0 Special Mode Register 2	U0SMR2	157
01AFh					UARTO Special Mode Register	U0SMR	156
01B0h					UART1 Special Mode Register 4	U1SMR4	158
01B1h					UART1 Special Mode Register 3	U1SMR3	157
01B2h			<u> </u>		UART1 Special Mode Register 2	U1SMR2	157
01B2h					UART1 Special Mode Register	U1SMR	156
01B3h					UART2 Special Mode Register 4	U2SMR4	158
01B411 01B5h	Flach Momony Control Bogistor 1	FMR1	266		UART2 Special Mode Register 3	U2SMR4	157
01B5h	Flash Memory Control Register 1		266		UART2 Special Mode Register 3	U2SMR3	157
	Floop Momony Control Devictor C	EMDO	060	01576	UART2 Special Mode Register 2	U2SMR2	
01B7h	Flash Memory Control Register 0	FMR0	266	01F7h 01F8h			156
01B8h		DMADE				U2MR	154
01B9h	Address Match Interrupt Register 2	RMAD2	100	01F9h	UART2 Bit Rate Generator	U2BRG	153
				01FAh 01FBh	UART2 Transmit Buffer Register	U2TB	153
01BAh			1 400 1	LOIEBH		I	
01BBh	Address Match Interrupt Enable Register 2	AIER2	100				
01BBh 01BCh	· · · · · · · · · · · · · · · · · · ·			01FCh	UART2 Transmit/Receive Control Register 0	U2C0	154
01BBh 01BCh 01BDh	Address Match Interrupt Enable Register 2 Address Match Interrupt Register 3	AIER2 RMAD3	100	01FCh 01FDh	UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1	U2C0 U2C1	154 155
01BBh 01BCh	· · · · · · · · · · · · · · · · · · ·			01FCh	UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register		

Address	Register	Symbol	Page
0200h	CAN0 Message Control Register 0	COMCTLO	i aye
0200h	CANO Message Control Register 0	COMCTL1	
0202h	CAN0 Message Control Register 2	C0MCTL2	
0203h	CANO Message Control Register 3	COMCTL3	
0204h	CAN0 Message Control Register 4	COMCTL4	
0205h	CAN0 Message Control Register 5	C0MCTL5	
0206h	CAN0 Message Control Register 6	COMCTL6	
0207h	CAN0 Message Control Register 7	COMCTL7	
0208h	CAN0 Message Control Register 8	COMCTL8	228
0209h	CAN0 Message Control Register 9	COMCTL9	
020Ah	CAN0 Message Control Register 10	COMCTL10	
020Bh	CAN0 Message Control Register 11	COMCTL11	
020Ch	CAN0 Message Control Register 12	COMCTL12	
020Dh	CAN0 Message Control Register 13	C0MCTL13	
020Eh	CAN0 Message Control Register 14	COMCTL14	
020Fh	CAN0 Message Control Register 15	COMCTL15	
0210h	• •		
0211h	CAN0 Control Register	COCTLR	229
0212h	CAN0 Status Register	COSTR	230
0213h	CANO Olalus negislei	00010	200
0214h 0215h	CAN0 Slot Status Register	COSSTR	231
02150 0216h			
0210h	CAN0 Interrupt Control Register	COICR	231
0217h			
0210h	CAN0 Extended ID Register	COIDR	231
021311 021Ah			
021An	CAN0 Configuration Register	C0CONR	232
021Bh	CAN0 Receive Error Count Register	CORECR	233
0210h	CANO Receive Error Count Register	COTECR	233
021Dh	CANO Transmit Error Count Register	CUIECK	233
021En 021Fh	CAN0 Time Stamp Register	C0TSR	233
0220h	CAN1 Message Control Register 0	C1MCTL0	
0221h	CAN1 Message Control Register 1	C1MCTL1	
0222h	CAN1 Message Control Register 2	C1MCTL2	
0223h	CAN1 Message Control Register 3	C1MCTL2	
0224h	CAN1 Message Control Register 4	C1MCTL4	
0224h	CAN1 Message Control Register 5	C1MCTL5	
0226h	CAN1 Message Control Register 6	C1MCTL5	
0220h	CAN1 Message Control Register 7	C1MCTL7	
022711 0228h	CAN1 Message Control Register 8	C1MCTL8	228
022011 0229h			
02290 022Ah	CANIT Maccado Control Bogistor O		
	CAN1 Message Control Register 9	C1MCTL9	
-	CAN1 Message Control Register 10	C1MCTL9 C1MCTL10	
022Bh	CAN1 Message Control Register 10 CAN1 Message Control Register 11	C1MCTL9 C1MCTL10 C1MCTL11	
022Bh 022Ch	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12	
022Bh 022Ch 022Dh	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13	
022Bh 022Ch 022Dh 022Eh	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14	
022Bh 022Ch 022Dh 022Eh 022Fh	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13	
022Bh 022Ch 022Dh 022Eh 022Fh 022Fh	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14	229
022Bh 022Ch 022Dh 022Eh 022Fh 022Fh 0230h 0231h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15	229
022Bh 022Ch 022Dh 022Eh 022Fh 022Fh 0230h 0231h 0232h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15	229 230
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR	230
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0233h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR	
022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0233h 0234h 0235h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register CAN1 Slot Status Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR	230 231
022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0233h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR	230
022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Slot Status Register CAN1 Interrupt Control Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL13 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR C1ICR	230 231 231
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0233h 0235h 0235h 0236h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register CAN1 Slot Status Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR	230 231
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Control Register CAN1 Status Register CAN1 Slot Status Register CAN1 Interrupt Control Register CAN1 Extended ID Register	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1STR C1SSTR C1ICR C1IDR	230 231 231 231
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Slot Status Register CAN1 Interrupt Control Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL13 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR C1ICR	230 231 231
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Status Register CAN1 Interrupt Control Register CAN1 Extended ID Register CAN1 Configuration Register	C1MCTL9 C1MCTL10 C1MCTL11 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1STR C1SSTR C1ICR C1IDR	230 231 231 231
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0238h 023Ah	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Status Register CAN1 Interrupt Control Register CAN1 Extended ID Register CAN1 Configuration Register CAN1 Configuration Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR C1ICR C1IDR C1IDR C1CONR C1CONR	230 231 231 231 231 232
022Bh 022Ch 022Dh 022Eh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0238h 023Ah 023Bh 023Ch	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Slot Status Register CAN1 Interrupt Control Register CAN1 Extended ID Register CAN1 Configuration Register CAN1 Receive Error Count Register CAN1 Transmit Error Count Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL13 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR C1ICR C1ICR C1IDR C1CONR C1RECR C1RECR C1TECR	230 231 231 231 231 232 233 233
022Bh 022Ch 022Dh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0237h 0238h 023Ah 023Ah 023Ah	CAN1 Message Control Register 10 CAN1 Message Control Register 11 CAN1 Message Control Register 12 CAN1 Message Control Register 13 CAN1 Message Control Register 14 CAN1 Message Control Register 15 CAN1 Control Register CAN1 Control Register CAN1 Status Register CAN1 Status Register CAN1 Status Register CAN1 Interrupt Control Register CAN1 Extended ID Register CAN1 Configuration Register CAN1 Configuration Register	C1MCTL9 C1MCTL10 C1MCTL12 C1MCTL12 C1MCTL13 C1MCTL14 C1MCTL15 C1CTLR C1STR C1SSTR C1ICR C1IDR C1IDR C1CONR C1CONR	230 231 231 231 231 232 233

Address	Register	Symbol	Page
0240h	ricgister	Gymbol	i age
0241h			
0242h			
0243h	CAN0 Acceptance Filter Support Register	COAFS	233
0244h			
0245h	CAN1 Acceptance Filter Support Register	C1AFS	233
0246h			
0240h			
0248h			
0249h			
0240h			
024/Ah			
024Dh			
024Dh			
024Eh			
024Eh			
0241 h			
0250h			
0251h			
0252h			
0253h			
025411 0255h			
0255h			
02501 0257h			
0257h 0258h			
0259h			
025911 025Ah			
025An			
025Bh			
025Dh	Device and Cleak Calent Devictor		01
025Eh	Peripheral Clock Select Register	PCLKR	61
025Fh	CAN0/1 Clock Select Register	CCLKR	62
0260h			
0261h			
0262h	CAN1 Message Box 0: Identifier / DLC		
0263h	-		
0264h			
0265h			
0266h			
0267h			
0268h			
0269h	CAN1 Message Box 0: Data Field		
026Ah	č		
026Bh			
026Ch			
026Dh			
026Eh	CAN1 Message Box 0:Time Stamp		
026Fh			225
0270h			226
0271h			
0272h	CAN1 Message Box 1: Identifier / DLC		
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0278h 0279h	CANIL Massage Boy 1. Data Field		
0279h 027Ah	CAN1 Message Box 1: Data Field		
0279h	CAN1 Message Box 1: Data Field		
0279h 027Ah	CAN1 Message Box 1: Data Field		
0279h 027Ah 027Bh	CAN1 Message Box 1: Data Field		
0279h 027Ah 027Bh 027Ch	CAN1 Message Box 1: Data Field		

Address	Register	Symbol	Page
0280h	ž		
0281h			
0282h	CAN1 Message Box 2: Identifier / DLC		
0283h			
0284h			
0285h			
0286h			
0287h 0288h			
0289h			
028Ah	CAN1 Message Box 2: Data Field		
028Bh			
028Ch			
028Dh			
028Eh	CAN1 Message Box 2: Time Stamp		
028Fh	OANT Message box 2. Time Stamp		
0290h			
0291h			
0292h	CAN1 Message Box 3: Identifier / DLC		
0293h 0294h			
029411 0295h			
0296h			
0297h			
0298h			
0299h	CANI Massaga Box 2: Data Field		
029Ah	CAN1 Message Box 3: Data Field		
029Bh			
029Ch			
029Dh			
029Eh 029Fh	CAN1 Message Box 3: Time Stamp		225
0230h			226
02A1h			220
02A2h	CANIA Maggara Day A Islantifian / DI C		
02A3h	CAN1 Message Box 4: Identifier / DLC		
02A4h			
02A5h			
02A6h			
02A7h			
02A8h 02A9h			
02A3h	CAN1 Message Box 4: Data Field		
02ABh			
02ACh			
02ADh			
02AEh	CAN1 Message Box 4: Time Stamp		
02AFh	CART MESSage Dox 4. Time Stamp		
02B0h			
02B1h			
02B2h 02B3h	CAN1 Message Box 5: Identifier / DLC		
02B3h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h	CAN1 Message Box 5: Data Field		
02BAh	c Meesage box o. Data Field		
02BBh			
02BCh 02BDh			
02BDh 02BEh			
02BEh	CAN1 Message Box 5: Time Stamp		

Address	Register	Symbol	Page
02C0h			
02C1h			
02C2h	CAN1 Message Box 6: Identifier / DLC		
02C3h	of an including box of inclution / BEO		
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h	CAN1 Message Box 6: Data Field		
02CAh	of all meessage box of bala hera		
02CBh			
02CCh			
02CDh			
02CEh	CAN1 Message Box 6: Time Stamp		
02CFh			
02D0h			
02D1h			
02D2h	CAN1 Message Box 7: Identifier / DLC		
02D3h	č		
02D4h			
02D5h			
02D6h			
02D7h 02D8h			
02D9h 02DAh	CAN1 Message Box 7: Data Field		
02DAn 02DBh			
02DBh 02DCh			
02DDh			
02DDh			
02DEh	CAN1 Message Box 7: Time Stamp		225
02E0h			226
02E0h			220
02E2h			
02E3h	CAN1 Message Box 8: Identifier / DLC		
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h	OANIA Maaaana David Data Fiald		
02EAh	CAN1 Message Box 8: Data Field		
02EBh			
02ECh			
02EDh			
02EEh	CAN1 Message Box 8: Time Stamp		
02EFh	CAN MESSAGE DOX 0. TIME Stamp		
02F0h			
02F1h			
02F2h	CAN1 Message Box 9: Identifier / DLC		
02F3h	E The meeting box of Montinor / DEO		
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h	CAN1 Message Box 9: Data Field		
02FAh 02FBh	-		
02FBn 02FCh			
02FCh 02FDh			
02FDn 02FEh			
02FEn	CAN1 Message Box 9: Time Stamp		
<u>7</u>			

Address	Register	Symbol	Page
0300h			
0301h			
0302h	CAN1 Message Box 10: Identifier / DLC		
0303h	DANT Message box to. Identifier / DEC		
0304h			
0305h			
0306h			
0307h			
0308h			
0309h	CAN1 Message Box 10: Data Field		
030Ah			
030Bh			
030Ch			
030Dh			
030Eh	CAN1 Message Box 10: Time Stamp		
030Fh			
0310h			
0311h			
0312h	CAN1 Message Box 11: Identifier / DLC		
0313h			
0314h			
0315h			
0316h 0317h			
0317h 0318h			
0319h			
0319h	CAN1 Message Box 11: Data Field		
031An			
031Ch			
031Dh			
031Eh			
031Fh	CAN1 Message Box 11: Time Stamp		225
0320h			226
0321h	1		
0322h	CANIT Magazare David On Hearthan (DLO		
0323h	CAN1 Message Box 12: Identifier / DLC		
0324h]		
0325h			
0326h			
0327h			
0328h			
0329h	CAN1 Message Box 12: Data Field		
032Ah	CARTINGSSAYE DON 12. Data HOW		
032Bh			
032Ch			
032Dh			
032Eh	CAN1 Message Box 12: Time Stamp		
032Fh			
0330h			
0331h			
0332h	CAN1 Message Box 13: Identifier / DLC		
0333h			
0334h			
0335h			
0336h 0337h			
0338h			
0339h 033Ah	CAN1 Message Box 13: Data Field		
033An 033Bh			
033Bh 033Ch			
033Dh			
033Eh			1
033Eh	CAN1 Message Box 13: Time Stamp		
000111	1		

0340h	Register	Symbol	Page
0047			
0341h			
0342h	Message Box 14: Identifier / DLC		
0343h CANT	wessage box 14: identifier / DLC		
0344h			
0345h			
0346h	-		1
0347h			
0348h			
0349h			
034Ah CAN1	Message Box 14: Data Field		
034Bh			
034Ch			
034Dh			
034Eh			
034Fh CAN1	Message Box 14: Time Stamp		225
0350h			226
0351h			-
0352h			
0353h CAN1	Message Box 15: Identifier / DLC		
0354h			
0355h			
0356h			1
0357h			
0358h			
0359h			
035Ah CAN1	Message Box 15: Data Field		
035Bh			
035Ch			
035Dh			
035Eh			1
035Fh CAN1	Message Box 15: Time Stamp		
0360h			
0361h			
0362h			
0363h CAN1	Global Mask Register	C1GMR	227
0364h			
0365h			
0366h			
0367h			
0368h			
0369h CAN1	Local Mask A Register	C1LMAR	227
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036En CAN1	Local Mask B Register	C1LMBR	227
030FI1	-		
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			<u> </u>
0379h			
037Ah			
037Bh			
037Ch			
02706			
037Dh			
037Eh 037Fh			

Address	Register	Symbol	Page
0380h	Count Start Flag	TABSR	117,132,145
0381h	Clock Prescaler Reset Flag	CPSRF	118,132
0382h	One-Shot Start Flag	ONSF	118
0383h	Trigger Select Register	TRGSR	118,145
0384h	Up/Down Flag	UDF	117
0385h			
0386h	Time an AQ De sister	TA 0	44.0
0387h	Timer A0 Register	TA0	116
0388h	Time an Ad De sister		116
0389h	Timer A1 Register	TA1	143
038Ah			116
038Bh	Timer A2 Register	TA2	143
038Ch	Timer AO Decister		110
038Dh	Timer A3 Register	TA3	116
038Eh	Timer A4 Decister	TA 4	116
038Fh	Timer A4 Register	TA4	143
0390h	Time on DO De vieter		101
0391h	Timer B0 Register	TB0	131
0392h	T DID II		101
0393h	Timer B1 Register	TB1	131
0394h	Timer DO Degister		131
0395h	Timer B2 Register	TB2	143
0396h	Timer A0 Mode Register	TA0MR	116
0397h	Timer A1 Mode Register	TA1MR	119 146
0398h	Timer A2 Mode Register	TA2MR	121 123,146
0399h	Timer A3 Mode Register	TA3MR	126 123
039Ah	Timer A4 Mode Register	TA4MR	128 123,146
039Bh	Timer B0 Mode Register	TB0MR	131,133
039Ch	Timer B1 Mode Register	TB1MR	134,136
039Dh	Timer B2 Mode Register	TB2MR	146
039Eh	Timer B2 Special Mode Register	TB2SC	144
039Fh		10200	177
03A0h	UART0 Transmit/Receive Mode Register	U0MR	154
03A1h	UART0 Bit Rate Generator	U0BRG	153
03A2h	CALLO BILLIAC Generator	OODING	155
03A3h	UART0 Transmit Buffer Register	U0TB	153
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	154
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	155
03A6h	OATTO TRAISING RECEIVE CONTO TREGISTER T	0001	155
03A0h	UART0 Receive Buffer Register	U0RB	153
03A8h	UART1 Transmit/Receive Mode Register	U1MR	154
03A9h	UART1 Bit Rate Generator	U1BRG	154
03A9h		UIDRG	153
	LIARI1 Transmit Butter Redister	U1TB	153
03ABh 03ACh			164
03ACh 03ADh	ě	U1C0	154
03ADh	, ,	U1C1	155
	UART1 Receive Buffer Register	U1RB	153
03AFh	-		150
03B0h	UART Transmit/Receive Control Register 2	UCON	156
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h		DM 40 C	46-
03B8h	DMA0 Request Cause Select Register	DM0SL	105
03B9h			
03BAh	DMA1 Request Cause Select Register	DM1SL	106
		L	
03BBh			
03BBh 03BCh	CRC Data Register	CRCD	221
03BBh 03BCh 03BDh	Ono Data negister	CRCD	221
03BBh 03BCh 03BDh 03BEh	Ono Data negister	CRCD CRCIN	221 221
03BBh 03BCh 03BDh	Ono Data negister		

Address	Register	Symbol	Page
03C0h			. «90
03C1h	A/D Register 0	AD0	
03C2h			
03C3h	A/D Register 1	AD1	
03C4h			
03C5h	A/D Register 2	AD2	
03C6h			
03C7h	A/D Register 3	AD3	
03C8h			205
03C9h	A/D Register 4	AD4	
03CAh			
03CBh	A/D Register 5	AD5	
03CCh			
03CDh	A/D Register 6	AD6	
03CEh		4.0-7	
03CFh	A/D Register 7	AD7	
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	205
03D5h			
03D6h	A/D Control Register 0	ADCON0	204,207,209
03D7h	A/D Control Register 1	ADCON1	211,213,215
03D8h	D/A Register 0	DA0	220
03D9h			
03DAh	D/A Register 1	DA1	220
03DBh			
03DCh	D/A Control Register	DACON	220
03DDh			
03DEh	Port P14 Control Register	PC14	255
03DFh	Pull-Up Control Register 3	PUR3	257
03E0h	Port P0 Register	P0	255
03E1h	Port P1 Register	P1	255
03E2h	Port P0 Direction Register	PD0	254
03E3h	Port P1 Direction Register	PD1	254
03E4h	Port P2 Register	P2	255
03E5h	Port P3 Register	P3	255
03E6h	Port P2 Direction Register	PD2	254
03E7h	Port P3 Direction Register	PD3	254
03E8h	Port P4 Register	P4	255
03E9h	Port P5 Register	P5	255
03EAh	Port P4 Direction Register	PD4	254
	Port P5 Direction Register	PD5	254
	Port P6 Register	P6	255
	Port P7 Register	P7	255
	Port P6 Direction Register	PD6	254
	Port P7 Direction Register	PD7	254
03F0h	Port P8 Register	P8	255
03F1h	Port P9 Register	P9	255
03F2h	Port P8 Direction Register	PD8	254
03F3h	Port P9 Direction Register	PD9	254
03F4h	Port P10 Register	P10	255
03F5h	Port P11 Register	P11	255
03F6h	Port P10 Direction Register	PD10	254
03F7h	Port P11 Direction Register	PD11	254
03F8h	Port P12 Register	P12	255
03F9h	Port P13 Register	P13	255
03FAh	Port P12 Direction Register	PD12	254
03FBh	Port P13 Direction Register	PD13	254
03FCh	Pull-up Control Register 0	PUR0	256
	Pull-up Control Register 1	PUR1	256
	Pull-up Control Register 2	PUR2	256
03FFh	Port Control Register	PCR	257

Renesas

M16C/6N Group (M16C/6NK, M16C/6NM) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Rev.2.00 Nov 28, 2005

1. Overview

The M16C/6N Group (M16C/6NK, M16C/6NM) of single-chip microcomputers are built using the high-performance silicon gate CMOS process using an M16C/60 Series CPU core and are packaged in 100-pin and 128-pin plastic molded LQFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with two CAN (Controller Area Network) modules in M16C/6N Group (M16C/6NK, M16C/6NM), the microcomputer is suited to car audio and industrial control systems. The CAN modules comply with the 2.0B specification. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA and communication equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

- Car audio and industrial control systems, other (Normal-ver. product)
- Automotive, industrial control systems and other automobile, other (T/V-ver. product)



1.2 Performance Outline

Tables 1.1 and 1.2 list a performance outline of M16C/6N Group (M16C/6NK, M16C/6NM).

Table 1.1	Performance	Outline of M16	C/6N Group	(100-pin	Version: M16C/6NK)
-----------	-------------	----------------	------------	----------	--------------------

				•			
	Item		Perfori Normal-ver.	mance T/V-ver.			
CPU	Number of Ba	eie Instructions		91 instructions			
010	Minimum Inst		41.7ns (f(BCLK) = 24MHz,	50.0ns (f(BCLK) = 20MHz,			
	Execution Time		1/1 prescaler, without software wait)				
			Single-chip, memory expansion				
	Operation Mode		and microprocessor modes	Single-chip mode			
	Address Cro	~~	· · · · · · · · · · · · · · · · · · ·				
	Address Spa		1 Mbyte				
Devicebergel	Memory Cap	acity	See Table 1.3 Product List				
Peripheral Function	Port Multifunction	T :	Input/Output: 87 pins, Input: 1				
Function	Multifunction	Imer	Timer A: 16 bits \times 5 channels				
			Timer B: 16 bits \times 6 channels				
			Three-phase motor control cir	cuit			
	Serial Interfa	се	3 channels	120 + 10 + 10 + 100 +			
			Clock synchronous, UART,	I ² C-bus ⁽¹⁾ , IEBus ⁽²⁾			
			2 channels				
			Clock synchronous				
	A/D Converte		10-bit A/D converter: 1 circuit,	26 channels			
	D/A Converte	er	8 bits \times 2 channels				
	DMAC		2 channels				
	CRC Calcula		CRC-CCITT				
	CAN Module		2 channels with 2.0B specification				
	Watchdog Timer		15 bits \times 1 channel (with prescaler)				
	Interrupt		Internal: 32 sources, External: 9 sources				
			Software: 4 sources, Priority level: 7 levels				
	Clock Genera	ating Circuit	4 circuits				
			Main clock oscillation circuit (*)				
			 Sub clock oscillation circuit ((*)			
			 On-chip oscillator 				
			PLL frequency synthesizer				
	Oscillation Stop Detection		(*) Equipped with a built-in feedback resistor				
			Main clock oscillation stop and	re-oscillation detection function			
	Function						
Electrical	Supply Volta	ge	VCC = 3.0 to 5.5V (f(BCLK) = 24MHz,	VCC = 4.2 to 5.5V (f(BCLK) = 20MHz,			
Characteristics			1/1 prescaler, without software wait)	1/1 prescaler, without software wait)			
	Power	Mask ROM	21mA (f(BCLK) = 24MHz,	-			
	Consumption		PLL operation, no division)				
		Flash Memory	23mA (f(BCLK) = 24MHz,	21mA (f(BCLK) = $20MHz$,			
			PLL operation, no division)	PLL operation, no division)			
		Mask ROM	3µA (f(BCLK) = 32kHz, Wait mod				
		Flash Memory	0.8µA (Stop mode, Topr = 25°				
Flash Memory	Program/Erase		3.0 ± 0.3V or 5.0 ± 0.5V	5.0 ± 0.5V			
Version		rase Endurance					
1/0	I/O Withstand		5.0V				
	Output Curre	<u>v</u>	5mA				
	mbient Tempe		-40 to 85°C	T version: -40 to 85°C			
				V version: -40 to 125°C (option)			
Device Conf	figuration		CMOS high performance silic	,			
Package			100-pin plastic mold LQFP				
NOTES:							

NOTES:

1. I²C-bus is a registered trademark of Koninklijke Philips Electronics N.V.

2. IEBus is a registered trademark of NEC Electronics Corporation.

option: All options are on request basis.

RENESAS

		Perfor	mance				
	Item		Normal-ver.	T/V-ver.			
CPU	Number of Ba	sic Instructions					
	Minimum Inst		41.7ns (f(BCLK) = 24MHz,	50.0ns (f(BCLK) = 20MHz,			
	Execution Tim	ne	1/1 prescaler, without software wait)				
	Operation Mo	ode	Single-chip, memory expansion				
			and microprocessor modes	5 1			
	Address Spa	се	1 Mbyte				
	Memory Cap		See Table 1.3 Product List				
Peripheral	Port	,	Input/Output: 113 pins, Input: 1 pin				
Function	Multifunction	Timer	Timer A: 16 bits X 5 channels				
			Timer B: 16 bits \times 6 channels				
			Three-phase motor control cir	cuit			
	Serial Interfa	се	3 channels				
			Clock synchronous, UART,	l ² C-bus ⁽¹⁾ . IEBus ⁽²⁾			
			4 channels	,			
			Clock synchronous				
	A/D Converte	er	10-bit A/D converter: 1 circuit,	26 channels			
	D/A Converter DMAC		8 bits \times 2 channels				
			2 channels				
	CRC Calcula	tion Circuit	CRC-CCITT				
	CAN Module		2 channels with 2.0B specification				
	Watchdog Ti		15 bits \times 1 channel (with prescaler)				
	Interrupt		Internal: 34 sources, External: 12 sources				
			Software: 4 sources, Priority level: 7 levels				
	Clock Genera	ating Circuit	4 circuits				
		0	Main clock oscillation circuit (*)				
			 Sub clock oscillation circuit (
			On-chip oscillator				
			• PLL frequency synthesizer				
			(*) Equipped with a built-in	feedback resistor			
	Oscillation St	op Detection		re-oscillation detection function			
	Function						
Electrical	Supply Volta	ge	VCC = 3.0 to 5.5V (f(BCLK) = 24MHz,	VCC = 4.2 to 5.5V (f(BCLK) = 20MHz,			
Characteristics		Ĩ	1/1 prescaler, without software wait)	1/1 prescaler, without software wait)			
	Power	Mask ROM	21mA (f(BCLK) = 24MHz,	-			
	Consumption		PLL operation, no division)				
		Flash Memory	23mA (f(BCLK) = 24MHz,	21mA (f(BCLK) = 20MHz,			
			PLL operation, no division)	PLL operation, no division)			
		Mask ROM	$3\mu A$ (f(BCLK) = 32kHz, Wait mode, Oscillation capacity Low)				
		Flash Memory	0.8μA (Stop mode, Topr = 25°	°C)			
Flash Memory	•	Supply Voltage		5.0 ± 0.5V			
Version	•	rase Endurance					
I/O	I/O Withstand		5.0V				
Characteristics	Output Curre	nt	5mA				
Operating A	mbient Tempe	erature	-40 to 85°C	T version: -40 to 85°C			
				V version: -40 to 125°C (option)			
Device Conf	iguration		CMOS high performance silice	on gate			
Package			128-pin plastic mold LQFP				
			•				

Table 1.2 Performance Outline of M16C/6N Group (128-pin Version: M16C/6NM)

NOTES:

1. I²C-bus is a registered trademark of Koninklijke Philips Electronics N.V.

2. IEBus is a registered trademark of NEC Electronics Corporation.

option: All options are on request basis.

1. Overview

1.3 Block Diagram

Figure 1.1 shows a block diagram of M16C/6N Group (M16C/6NK, M16C/6NM).




Figure 1.1 Block Diagram



1.4 Product List


Table 1.3 lists the M16C/6N Group (M16C/6NK, M16C/6NM) products and Figure 1.2 shows the type numbers, memory sizes and packages.

Table 1.3 Product Lis	t				As	of Nov. 2005
Type No.		ROM Capacity	RAM Capacity	Package Type	Re	marks
M306NKFHGP		384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	Flash	Normal-ver.
M306NMFHGP				PLQP0128KB-A	memory	
M306NKFJGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	version (1)	
M306NMFJGP				PLQP0128KB-A		
M306NKFHTGP	(D)	384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A		T-ver.
M306NMFHTGP	(D)			PLQP0128KB-A		
M306NKFJTGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A		
M306NMFJTGP	(D)			PLQP0128KB-A		
M306NKFHVGP	(D)	384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A		V-ver.
M306NMFHVGP	(D)			PLQP0128KB-A		
M306NKFJVGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A		
M306NMFJVGP	(D)			PLQP0128KB-A		
M306NKME-XXXGP		192 Kbytes	16 Kbytes	PLQP0100KB-A	Mask	Normal-ver.
M306NMME-XXXGP				PLQP0128KB-A	ROM	
M306NKMG-XXXGP		256 Kbytes	20 Kbytes	PLQP0100KB-A	version	
M306NMMG-XXXGP				PLQP0128KB-A		

(D): Under development

NOTE:

1. In the flash memory version, there is 4-Kbyte space (block A).







1.5 Pin Configuration

Figures 1.3 and 1.4 show the pin configuration (top view). Tables 1.4 to 1.8 list the pin characteristics.




Figure 1.3 Pin Configuration (Top View) (1)



Table 1.4 Pin Characteristics for 100-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin ⁽¹⁾
1		P9_4		TB4IN		DA1		
2		P9_3		TB3IN		DA0		
3		P9_2		TB2IN	SOUT3			
4		P9_1		TB1IN	SIN3			
5		P9_0		TB0IN	CLK3			
6	BYTE							
7	CNVSS							
8	XCIN	P8_7						
9	XCOUT	P8_6						
10	RESET							
11	XOUT							
12	VSS							
13	XIN							
14	VCC1							
15		P8_5	NMI					
16		P8_4	INT2	ZP				
17		P8_3	INT1					
18		P8_2	INT0					
19		P8_1		TA4IN/U				
20		P8_0		TA4OUT/U	(SIN4)			
21		P7_7		TA3IN			CRX1	
22		P7_6		TA3OUT			CTX1	
23		P7_5		TA2IN/W	(SOUT4)			
24		P7_4		TA2OUT/W	(CLK4)			
25		P7_3		TA1IN/V	CTS2/RTS2			
26		P7_2		TA1OUT/V	CLK2			
27		P7_1		TA0IN/TB5IN	RXD2/SCL2			
28		P7_0		TA0OUT	TXD2/SDA2			
29		P6_7			TXD1/SDA1			
30		P6_6			RXD1/SCL1			
31		 P6_5			CLK1			
32		P6_4			CTS1/RTS1/CTS0/CLKS1			
33		 P6_3			TXD0/SDA0			
34		P6_2			RXD0/SCL0			
35		P6_1			CLK0			
36		P6_0			CTS0/RTS0			
37		P5_7						RDY/CLKOU
38		P5_6						ALE
39		P5_5						HOLD
40		P5_4						HLDA
41		P5_3						BCLK
42		P5_2						RD
43		P5_1						WRH/BHE
44		P5_0						WRL/WR
45		P4_7						CS3
46		P4_6						CS2
47		P4_5						CS1
48		P4_4						CSO
49		P4_3						A19
50		P4_2						A18

NOTE:


1. Not available the bus control pins (except CLKOUT pin; Pin No.37) in T/V-ver..

Table 1.5 Pin Characteristics for 100-Pin Package (2)	Table 1.5	Pin Characteristics for	or 100-Pin	Package (2)
---	-----------	-------------------------	------------	-------------

	Control		Interrupt			Analog	CAN Module	Bus Control
Pin No.	Pin	Port	Pin	Timer Pin	UART Pin	Pin	Pin	Pin ⁽¹⁾
51		P4_1						A17
52		P4_0						A16
53		P3_7						A15
54		P3_6						A14
55		 P3_5						A13
56		P3_4						A12
57		 P3_3						A11
58		P3_2						A10
59		P3_1						A9
60	VCC2							-
61		P3_0						A8(/-/D7)
62	vss							
63		P2_7				AN2_7		A7(/D7/D6)
64		P2_6				AN2_6		A6(/D6/D5)
65		P2_5				AN2_5		A5(/D5/D4)
66		P2_4				AN2_3		A4(/D4/D3)
67		P2_3				AN2_4		A3(/D3/D2)
68		P2_2				AN2_3		A2(/D2/D1)
69		P2_1				AN2_1		A1(/D1/D0)
70		P2_0				AN2_0		A0(/D0/-)
71		P1_7	INT5			////2_0		D15
72		P1_6	INT4					D13
73		P1_5	INT3					D13
74		P1_4						D12
75		P1_3						D12
76		P1_2						D10
77		P1_1						D10
78		P1_0						D9 D8
78		P0_7				AN0_7		D7
80		P0_7				AN0_7		D7 D6
81		P0_0				AN0_6		D5
82		P0_5				AN0_5		D3
83		P0_3 P0_2				AN0_3		D3 D2
84						AN0_2		
85		P0_1				AN0_1		D1
86		P0_0	KI3			AN0_0		D0
87		P10_7	KI3 KI2			AN7		
88		P10_6				AN6		
89		P10_5	KI1			AN5		
90		P10_4	KI0			AN4		
91		P10_3				AN3		
92		P10_2				AN2		
93		P10_1				AN1		
94	AVSS					4.510		
95		P10_0				AN0		
96	VREF							
97	AVCC	D 0 -						
98		P9_7			SIN4	ADTRG		
99		P9_6			SOUT4	ANEX1	CTX0	
100 IOTE:		P9_5			CLK4	ANEX0	CRX0	<u> </u>

NOTE:

1. Not available the bus control pins in T/V-ver..



PIN CONFIGURATION (top view) P1_2(D10 P1_2(D10 P1_2(D10 P1_2(D113) P1_2(D13)(N173 P1_2(D13)(N173 P1_2(D13)(N173 P2_2(AN2_2(A2(D2)D1) P2_2(AN2_2(A2(D2)D1) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1)) P2_2(AN2_2(A2(D2)D1))) P2_2(AN2_2(A2(D2)D1))) 0/A8(/-/D7) VSS P12.0/8(/-/ P12.0 P12.0 P12.1 P12.1 P12.3 P12.4 P12.3 P13.7 P1 **‡ ‡ ‡ ‡ ‡ ‡** ŧ ł ł 4 ŧ \$ \$ 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 → P12_5 → P12_6 → P12_7 P1 0/D8 P0_7/AN0_7/D7 ← P5_0/WRL/WR ← P5_1/WRH/BHE P0 4/AN0 4/D4 P0_3/AN0_3/D3 ← P5_2/RD ← P5_3/BCLK 100 ← P13_0 ← P13_1 P0_1/AN0_1/D1 P0_0/AN0_0/D0 ← P13_2 ← P13_3 55 54 P11_5/CLK6 ← P5_4/HLDA ← P5_5/HOLD 53 52 M16C/6N Group → P5_6/ALE → P5_7/RDY/CLKOUT → P13_4 ____ P11_3 → (M16C/6NM) P11_2/SOUT5 P11_2/S0015 P11_1/SIN5 P11_0/CLK5 P10_7/AN7/KI3 P10_6/AN6/KI2 ← P13_5/INT6 ← P13_6/INT7 119 4 → P13_6/IN17 → P13_7/INT8 → P6_0/CTS0/RTS0 → P6_1/CLK0 → P6_2/RXD0/SCL0 121 P10 5/AN5/KI1 P10_4/AN4/KI0 44 P10_3/AN3 124 P6_3/TXD0/SDA0 42 4 ← P6_4/CTS1/RTS1/CTS0/CLKS1 ← P6_5/CLK1 126 AVSS P10_0/AN0 -> - vss 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 P9_6/ANEX//CTX0/SOUT4 ← P9_6/ANEX//CTX0/SOUT4 ← P9_5/NEX//CTX0/SOUT4 ← P9_5/NEX//CTX0/SOUT4 ← P9_2/TTB1//SU (1) P9_1/TB1' P9_0/TF \$ ŧ \$ ŧ \$ 1 P8_01TA4IN/Ū P8_01TA40UT/U(SIN4) -P7_717a3IN/CPX1 -P7_51TA30U7CTX1 -P7_51TA30U7CTX1 -P7_51TA20U7M(CLK4) -P7_3072512TA1IN/Ŭ P7_2/CLK27T410U7V -P7_2/CLK27T410U7V -XOUT -VSS -XIN -XIN -XIN -XIN -XIN -P8_5/NMI P8_3/INT1 P8_2/INT0 P14_1 P14_0 BYTE _6/XCOUT RESET P8_7/XCIN CNVSS VCC1 SCL1 P7_0/TXD2/SDA2/TA00UT P6_7/TXD1/SDA1 P6 6/RXD1/ B8 8 (1) P7

NOTES:

1. P7_1 and P9_1 are N channel open-drain pins.

2. Not available the bus control pins (except CLKOUT pin) in T/V-ver..

Figure 1.4 Pin Configuration (Top View) (2)



Package: PLQP0128KB-A

Table 1.6 Pin Characteristics for 128-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin (1)
1 1	VREF							
	AVCC							
3		P9_7			SIN4	ADTRG		
4		P9_6			SOUT4	ANEX1	CTX0	
5		P9_5			CLK4	ANEX0	CRX0	
6		 P9_4		TB4IN		DA1		
7		 P9_3		TB3IN		DA0		
8		 P9_2		TB2IN	SOUT3			
9		P9_1		TB1IN	SIN3			
10		 P9_0		TBOIN	CLK3			
11		P14_1						
12		 P14_0						
	BYTE							
	CNVSS							
	XCIN	P8_7						
	XCOUT	P8_6						
	RESET	. •_•						
	XOUT							
	VSS							
	XIN							
	VCC1							
22	1001	P8_5	NMI					
23		P8_4	INT2	ZP				
24		P8_3	INT1	21				
25		P8_2	INT0					
26		P8_1		TA4IN/U				
27		P8_0		TA4OUT/U	(SIN4)			
28		P7_7		TA3IN			CRX1	
29		P7_6		TA3OUT			CTX1	
30		P7_5		TA2IN/W	(SOUT4)			
31		P7_4		TA20UT/W	(CLK4)			
32		P7_3		TA1IN/V	CTS2/RTS2			
33		P7_2		TA10UT/V	CLK2			
34		P7_1		TA0IN/TB5IN	RXD2/SCL2			
35		P7_0		TAOOUT	TXD2/SDA2			
36		P6_7		140001	TXD1/SDA1			
	VCC1	10_/						
37 38		P6_6			RXD1/SCL1			
	VSS	10_0						
40	v 00	P6_5			CLK1			
40		P6_4			CTS1/RTS1/CTS0/CLKS1			
41		P6_4 P6_3			TXD0/SDA0			
42		P6_3 P6_2			RXD0/SCL0			
43		P6_2 P6_1			CLK0			
45		P6_0			CTS0/RTS0			
46		P13_7	INT8					
47		P13_6	INT7					
48		P13_5	INT6					
49		P13_4						<u></u>
50 OTE:		P5_7						RDY/CLKOL

NOTE:

1. Not available the bus control pins (except CLKOUT pin; Pin No.50) in T/V-ver..

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Contro Pin (1)
51		P5_6						ALE
52		P5_5						HOLD
53		P5_4						HLDA
54		P13_3						
55		P13_2						
56		P13_1						
57		P13_0						
58		P5_3						BCLK
59		P5_2						RD
60		P5_1						WRH/BHE
61		P5_0						WRL/WR
62		P12_7						
63		P12_6						
64		 P12_5						
65		P4_7						CS3
66		P4_6						CS2
67		P4_5						CS1
68		P4_4						CSO
69		P4_3						A19
70		P4_2						A18
71		P4_1						A17
72		P4_0						A17 A16
72		P4_0 P3_7						A15
73		P3_6						A15 A14
74								A14 A13
		P3_5						
76		P3_4						A12
77		P3_3						A11
78		P3_2						A10
79		P3_1						A9
80		P12_4						
81		P12_3						
82		P12_2						
83		P12_1						
84		P12_0						
85	VCC2							
86		P3_0						A8(/-/D7)
87	VSS							
88		P2_7				AN2_7		A7(/D7/D6)
89		P2_6				AN2_6		A6(/D6/D5)
90		P2_5				AN2_5		A5(/D5/D4)
91		P2_4				AN2_4		A4(/D4/D3)
92		P2_3				AN2_3		A3(/D3/D2)
93		P2_2				AN2_2		A2(/D2/D1)
94		P2_1				AN2_1		A1(/D1/D0)
95		P2_0				AN2_0		A0(/D0/-)
96		P1_7	INT5					D15
97		P1_6	INT4					D14
98		P1_5	INT3					D13
99		 P1_4						D12
100		 P1_3						D11

NOTE:

1. Not available the bus control pins in T/V-ver..

		P10_2				AN2	
125		1 10_2				7.0.1	
126		P10_1				AN1	
127	AVSS						
128		P10_0				AN0	
OTE:							
1. Not	t availabl	e the bus	control a	oins in T/V-ve	r		

er developm document is		opment and	its contents ar	e subject to change	ł.			
C/6N G	roup (M1	6C/6NK,	M16C/6N	M)				1. Over
able 1.8	B Pin Ch	naracteri	istics for	128-Pin Pack	age (3)			
Pin No.	Control	Port	Interrupt	Timer Pin	UART Pin	Analog	CAN Module	Bus Control
FIII NO.	Pin	FOIL	Pin			Pin	Pin	Pin (1)
101		P1_2						D10
102		P1_1						D9
103		P1_0						D8
104		P0_7				AN0_7		D7
105		P0_6				AN0_6		D6
106		P0_5				AN0_5		D5
107		P0_4				AN0_4		D4
108		P0_3				AN0_3		D3
109		P0_2				AN0_2		D2

SIN6

CLK6

SOUT6

SOUT5

SIN5

CLK5

RENESAS

110

111 112

113

114

115

116 117

118

119

120

121

122

123 124 P0_1

P0_0

P11_7

P11_6

P11_5

P11_4

P11_3

P11_2

P11_1

P11_0

P10_7

P10_6

P10_5

P10_4

P10_3

KI3

KI2

KI1

KI0



D2 D1

D0

AN0_1

AN0_0

AN7

AN6

AN5

AN4

AN3

1.6 Pin Description

Tables 1.9 to 1.11 list the pin descriptions.

Signal Name	Pin Name	I/O Type	
		1/O Type	
Power supply	VCC1, VCC2,	I	Apply 3.0 to 5.5V to the VCC1 and VCC2 pins and 0V to the VSS
input	VSS		pin. The VCC apply condition is that VCC2 = VCC1 ⁽¹⁾ .
Analog power	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC
supply input			pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	<u> </u>	The microcomputer is in a reset state when applying "L" to the this pin.
CNVSS ⁽²⁾	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after
			a reset to start up in single-chip mode. Connect this pin to VCC1
			to start up in microprocessor mode.
External data	BYTE	I	Switches the data bus in external memory space. The data bus
bus width			is 16-bit long when the this pin is held "L" and 8-bit long when
select input (2)			the this pin is held "H". Set it to either one. Connect this pin to
001001 mp at			VSS when an single-chip mode.
Bus control	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as
pins ⁽³⁾		1/0	the separate bus.
pins	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data
	00 10 0 15	1/0	
	A0.1- A10		bus is set as the separate bus.
	A0 to A19	0	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to
			A7) by time-sharing when external 8-bit data bus are set as the
			multiplexed bus.
	A1/D0 to A8/D7	I/O	Input and output data (D0 to D7) and output address bits (A1 to
			A8) by time-sharing when external 16-bit data bus are set as the
			multiplexed bus.
	CS0 to CS3	0	Output $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ signals. $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are chip-select signals
			to specify an external space.
	WRL/WR	0	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or
	WRH/BHE		BHE and WR can be switched by program.
	RD		• WRL, WRH and RD are selected
			The WRL signal becomes "L" by writing data to an even address
			in an external memory space.
			The WRH signal becomes "L" by writing data to an odd address
			in an external memory space.
			The RD pin signal becomes "L" by reading data in an external
			memory space.
			• WR, BHE and RD are selected
			The WR signal becomes "L" by writing data in an external
			memory space.
			The RD signal becomes "L" by reading data in an external
			memory space.
			The BHE signal becomes "L" by accessing an odd address.
			Select WR, BHE and RD for an external 8-bit data bus.
	ALE	0	ALE is a signal to latch the address.
	HOLD	I	While the HOLD pin is held "L", the microcomputer is placed in
			a hold state.
	HLDA	0	In a hold state, HLDA outputs a "L" signal.
	RDY	-	While applying a "L" signal to the RDY pin, the microcomputer
			is placed in a wait state.
Input O	· Output I/O· In	uput/Outpu	

Table 1.9 Pin Description (100-pin and 128-pin Versions) (1)

I: Input O: Output I/O: Input/Output

NOTES:

- 1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.
- 2. Connect to VSS in T/V-ver..
- 3. Not available the bus control pins in T/V-ver..

Table 1.10 Pin Description (100-pin and 128-pin Versions) (2)

Signal Name	Pin Name	I/O Type	Description
Main clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic
input			resonator or crystal oscillator between XIN and XOUT ⁽¹⁾ .
Main clock	XOUT	0	To use the external clock, input the clock from XIN and leave
output			XOUT open.
Sub clock	XCIN	I	I/O pins for a sub clock oscillation circuit. Connect a crystal
input			oscillator between XCIN and XCOUT ⁽¹⁾ .
Sub clock	XCOUT	0	To use the external clock, input the clock from XCIN and leave
output			XCOUT open.
BCLK output (3)	BCLK	0	Outputs the BCLK signal.
Clock output	CLKOUT	0	The clock of the same cycle as fC, f8, or f32 is output.
INT interrupt input	NT0 to INT8 (3)	I	Input pins for the INT interrupt.
NMI interrupt	NMI	I	Input pin for the NMI interrupt.
input			
Key input	KI0 to KI3	I	Input pins for the key input interrupt.
interrupt input			
Timer A	TA0OUT to TA4OUT	I/O	These are timer A0 to timer A4 I/O pins.
	TA0IN to TA4IN	I	These are timer A0 to timer A4 input pins.
	ZP	I	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	These are timer B0 to timer B5 input pins.
Three-phase motor	$U, \overline{U}, V, \overline{V}, W, \overline{W}$	0	These are Three-phase motor control output pins.
control output			
Serial interface	CTS0 to CTS2	I	These are send control input pins.
	RTS0 to RTS2	0	These are receive control output pins.
	CLK0 to CLK6 ⁽³⁾	I/O	These are transfer clock I/O pins.
	RXD0 to RXD2	I	These are serial data input pins.
	SIN3 to SIN6 (3)	I	These are serial data input pins.
	TXD0 to TXD2	0	These are serial data output pins.
	SOUT3 to SOUT6 ⁽³⁾	0	These are serial data output pins.
	CLKS1	0	This is output pin for transfer clock output from multiple pins
			function.
I ² C mode	SDA0 to SDA2	I/O	These are serial data I/O pins.
	SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for
			the N-channel open drain output.)
Reference	VREF	I	Applies the reference voltage for the A/D converter and D/A
voltage input			converter.
A/D converter	AN0 to AN7	I	Analog input pins for the A/D converter.
	AN0_0 to AN0_7		
	AN2_0 to AN2_7		
	ADTRG	I	This is an A/D trigger input pin.
	ANEX0	I/O	This is the extended analog input pin for the A/D converter,
			and is the output in external op-amp connection mode.
	ANEX1	I	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	These are the output pins for the D/A converter.
CAN module	CRX0, CRX1	I	These are the input pins for the CAN module.
	CTX0, CTX1	0	These are the output pins for the CAN module.

NOTES:

1. Ask the oscillator maker the oscillation characteristic.

2. INT6 to INT8, CLK5, CLK6, SIN5, SIN6, SOUT5, SOUT6 are only in the 128-pin version.

3. Not available the bus control pins in T/V-ver..

RENESAS

Table 1.11 Pin Description (100-pin and 128-pin Versions) (3)

Signal Name	Pin Name	I/O Type	Description
I/O port	P0_0 to P0_7	I/O	8-bit I/O ports in CMOS, having a direction register to select
	P1_0 to P1_7		an input or output.
	P2_0 to P2_7		Each pin is set as an input port or output port. An input port
	P3_0 to P3_7		can be set for a pull-up or for no pull-up in 4-bit unit by
	P4_0 to P4_7		program.
	P5_0 to P5_7		(however P7_1 and P9_1 for the N-channel open drain
	P6_0 to P6_7		output.)
	P7_0 to P7_7		
	P8_0 to P8_4		
	P8_6, P8_7		
	P9_0 to P9_7		
	P10_0 to P10_7		
	P11_0 to P11_7 (1)		
	P12_0 to P12_7 (1)		
	P13_0 to P13_7 ⁽¹⁾		
	P14_0, P14_1 ⁽¹⁾		
Input port	P8_5	I	Input pin for the NMI interrupt.
			Pin states can be read by the P8_5 bit in the P8 register.

I: Input O: Output I/O: Input/Output

NOTE:

1. Ports P11 to P14 are only in the 128-pin version.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt. Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is set to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1". The U flag is set to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

2.8.10 Reserved Area

When white to this bit, write "0". When read, its content is indeterminate.

RENESAS

3. Memory

Figure 3.1 shows a memory map of the M16C/6N Group (M16C/6NK, M16C/6NM). The address space extends the 1 Mbyte from address 00000h to FFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFh. For example, a 512-Kbyte internal ROM is allocated to the addresses from 80000h to FFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.


The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 31-Kbyte internal RAM is allocated to the addresses from 00400h to 07FFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to **M16C/60**, **M16C/20**, **M16C/Tiny Series Software Manual**. In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.

Use T/V-ver. in single-chip mode. The memory expansion and microprocessor modes cannot be used.



- 1. During memory expansion mode or microprocessor mode, cannot be used.
- 2. In memory expansion mode, cannot be used.
- 3. As for the flash memory version, 4-Kbyte space (block A) exists.
- 4. When using the masked ROM version, write nothing to internal ROM area.
- 5. Shown here is a memory map for the case where the PM10 bit in the PM1 register is "1" (block A enabled, addresses 10000h to 26FFFh for CS2 area) and the PM13 bit in the PM1 register is "1" (internal RAM area is expanded over 192 Kbytes).

* Not available memory expansion and microprocessor modes in T/V-ver.. And not available external area in T/V-ver..

Figure 3.1 Memory Map



4. Special Function Register (SFR)

SFR (Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.16 list the SFR information.

Table 4.1 SFR Information (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 ⁽¹⁾	PM0	0000000b (CNVSS pin is "L") 00000011b (CNVSS pin is "H") ⁽³⁾
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Chip Select Control Register (4)	CSR	0000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX00000b
000Bh			0)/000000
000Ch	Oscillation Stop Detection Register ⁽²⁾	CM2	0X00000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXb
0010h			00h
0011h	Address Match Interrupt Register 0	RMAD0	00h
0012h			X0h
0013h			001-
0014h		D. M. D.	00h
0015h	Address Match Interrupt Register 1	RMAD1	00h
0016h			X0h
0017h			
0018h			
0019h			
001Ah		005	00h
001Bh	Chip Select Expansion Control Register ⁽⁴⁾	CSE PLC0	
001Ch	PLL Control Register 0	PLCU	0001X010b
001Dh 001Eh	Draggeory Made Degister 0	PM2	XXX00000h
001En	Processor Mode Register 2	PIVI2	XXX00000b
001Fn 0020h			XXh
002011 0021h	DMA0 Source Pointer	SAR0	XXh
0021h 0022h	DMAU Source Pointer	SARU	XXh
0022h			~~~
002311 0024h			XXh
002411 0025h	DMA0 Destination Pointer	DARO	XXh
0025h	DWA0 Destination Fornier	DAHO	XXh
0020h			
002711 0028h			XXh
0020h	DMA0 Transfer Counter	TCR0	XXh
002911 002Ah			
002An 002Bh			
002Bn	DMA0 Control Register	DM0CON	00000X00b
002Ch			000000000
002Dh			
002En			
0030h			XXh
0031h	DMA1 Source Pointer	SAR1	XXh
0032h		0	XXh
0033h			
0034h			XXh
0035h	DMA1 Destination Pointer	DAR1	XXh
0036h			XXh
0037h			
0038h			XXh
0039h	DMA1 Transfer Counter	TCR1	XXh
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Dh			
003Eh			
003Fh			

X: Undefined

NOTES:

- 1. The PM00 and PM01 bits in the PM0 register do not change at software reset, watchdog timer reset and oscillation stop detection reset. * Effective when memory expansion and microprocessor modes (= Normal-ver.).
- 2. The CM20, CM21, and CM27 bits in the CM2 register do not change at oscillation stop detection reset.

3. CNVSS pin = H is not available in T/V-ver.. Do not set a value.

4. These registers are not available in T/V-ver.

5. The blank areas are reserved and cannot be accessed by users.



Table 4.2 SFR Information (2)

Address	Register	Symbol	After Reset
0040h			
0041h	CAN0/1 Wake-up Interrupt Control Register	C01WKIC	XXXXX000b
0042h	CAN0 Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0043h	CAN0 Successful Transmission Interrupt Control Register	COTRMIC	XXXXX000b
0044h	INT3 Interrupt Control Register	INT3IC	XX00X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXXX000b
	SI/O5 Interrupt Control Register (1)	S5IC	70000000
0046h	Timer B4 Interrupt Control Register	TB4IC	XXXXX000b
	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0047h	Timer B3 Interrupt Control Register	TB3IC	XXXXX000b
	UARTO Bus Collision Detection Interrupt Control Register	U0BCNIC	
00.401	CAN1 Successful Reception Interrupt Control Register	C1RECIC	
0048h	SI/O4 Interrupt Control Register	S4IC	XX00X000b
	INT5 Interrupt Control Register	INT5IC	
00.401	CAN1 Successful Transmission Interrupt Control Register	C1TRMIC	
0049h	SI/O3 Interrupt Control Register	S3IC	XX00X000b
00441	INT4 Interrupt Control Register	INT4IC	NAAAAAaaak
004Ah	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	CAN0/1 Error Interrupt Control Register	C01ERRIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
	Key Input Interrupt Control Register	KUPIC	
004Fh	UART2 Transmit Interrupt Control Register	S2TIC S2RIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UARTO Transmit Interrupt Control Register		XXXXX000b
0052h	UART0 Receive Interrupt Control Register UART1 Transmit Interrupt Control Register	SORIC S1TIC	XXXXX000b
0053h		SIRIC	XXXXX000b
0054h 0055h	UART1 Receive Interrupt Control Register Timer A0 Interrupt Control Register	TAOIC	XXXXX000b XXXXX000b
		TAIIC	
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	INT7IC	XX00X000b
		TA3IC	
0058h	Timer A3 Interrupt Control Register	INT6IC	XX00X000b
00505	INT6 Interrupt Control Register (1)		XXXXXX000k
0059h	Timer A4 Interrupt Control Register	TA4IC TB0IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	S6IC	XXXXX000b
	SI/O6 Interrupt Control Register (1)	TB1IC	
005Bh	Timer B1 Interrupt Control Register	INT8IC	XX00X000b
	INT8 Interrupt Control Register (1)	TB2IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	INTOIC	
005Dh 005Eh	INT0 Interrupt Control Register INT1 Interrupt Control Register	INTIIC	XX00X000b
	INT2 Interrupt Control Register	INTEL	XX00X000b
005Fh 0060h		1111210	XX00X000b XXh
0061h			XXh
0062h			XXh
0062h	CAN0 Message Box 0: Identifier / DLC		XXh
0064h	-		XXh
0065h			XXh
0066h			XXh
0067h			XXh
0067h 0068h	4		XXn XXh
0068h	1		XXh
006911 006Ah	CAN0 Message Box 0: Data Field		
006Bh			XXh XXh
006Ch	1		XXh
006Dh			XXh
006Eh			XXh
006Fh	CAN0 Message Box 0: Time Stamp		XXh
000FI			XXh
0070h	1		XXh
0071h			XXh
0072h	CAN0 Message Box 1: Identifier / DLC		XXh
0073h	1		XXh
0074n			XXh
0075h			XXh
0070h			XXh
0077h 0078h	1		XXh
0078h			XXh
00791 007Ah	CAN0 Message Box 1: Data Field		XXn XXh
007An			XXh
007Bn			XXn XXh
007Ch	1		XXh
007Dh			XXh
007En	CAN0 Message Box 1: Time Stamp		XXh
			7711

X: Undefined

NOTES:

These registers exist only in the 128-pin version.
 The blank area is reserved and cannot be accessed by users.

RENESAS

Table 4.3 SFR Information (3)

Address	Register	Symbol	After Reset
0080h			XXh
0081h		1	XXh
0082h	CAN0 Message Box 2: Identifier / DLC	1	XXh
0083h	of the modeling box 2. Identifier / DEO		XXh
0084h			XXh
0085h			XXh
0086h			XXh
0087h			XXh
0088h			XXh
0089h 008Ah	CAN0 Message Box 2: Data Field		XXh XXh
008Ah 008Bh		1	XXn XXh
008Bh			XXh
008Dh			XXh
008Eh			XXh
008Fh	CAN0 Message Box 2: Time Stamp		XXh
0090h			XXh
0091h			XXh
0092h	CAN0 Message Box 3: Identifier / DLC		XXh
0093h	Onivo message box 3. Identiliei / DLO		XXh
0094h		1	XXh
0095h			XXh
0096h			XXh
0097h			XXh
0098h			XXh
0099h	CAN0 Message Box 3: Data Field		XXh
009Ah	-	1	XXh XXh
009Bh			XXn XXh
009Ch 009Dh			XXh
009Dh 009Eh		1	XXh
009Eh	CAN0 Message Box 3: Time Stamp		XXh
00A0h			XXh
00A1h			XXh
00A2h	CANO Magaga Bay 4: Identifiar / DI C		XXh
00A3h	CAN0 Message Box 4: Identifier / DLC		XXh
00A4h			XXh
00A5h			XXh
00A6h			XXh
00A7h		1	XXh
00A8h		1	XXh
00A9h	CAN0 Message Box 4: Data Field		XXh
00AAh 00ABh			XXh XXh
			XXn XXh
00ACh 00ADh			XXh
00ADh 00AEh		1	XXh
00AEh	CAN0 Message Box 4: Time Stamp		XXh
00B0h			XXh
00B1h			XXh
00B2h	CANO Massage Dev 5. Identifier / DI C		XXh
00B3h	CAN0 Message Box 5: Identifier / DLC		XXh
00B4h			XXh
00B5h			XXh
00B6h			XXh
00B7h			XXh
00B8h			XXh
00B9h	CAN0 Message Box 5: Data Field		XXh
00BAh			XXh
00BBh		1	XXh
00BCh			XXh
00BDh			XXh
00BEh 00BFh	CAN0 Message Box 5: Time Stamp	1	XXh XXh
		1	



Table 4.4 SFR Information (4)

Address	Register	Symbol	After Reset
00C0h			XXh
00C1h			XXh
00C2h	CAN0 Message Box 6: Identifier / DLC		XXh XXh
00C3h 00C4h			XXn XXh
00C4n 00C5h			XXh
00C6h			XXh
00C7h			XXh
00C8h			XXh
00C9h	CAN0 Message Box 6: Data Field		XXh
00CAh	, and the second se		XXh XXh
00CBh 00CCh			XXh
00CDh			XXh
00CEh	CANO Massage Day & Time Otoma		XXh
00CFh	CAN0 Message Box 6: Time Stamp		XXh
00D0h			XXh
00D1h			XXh
00D2h	CAN0 Message Box 7: Identifier / DLC		XXh XXh
00D3h 00D4h			XXh
00D4n 00D5h			XXh
00D6h			XXh
00D7h			XXh
00D8h			XXh
00D9h	CAN0 Message Box 7: Data Field		XXh
00DAh	, and the second s		XXh XXh
00DBh 00DCh			XXh
00DDh			XXh
00DEh	CANO Magagaga Day 7: Tima Stamp		XXh
00DFh	CAN0 Message Box 7: Time Stamp		XXh
00E0h			XXh
00E1h			XXh XXh
00E2h 00E3h	CAN0 Message Box 8: Identifier / DLC		XXh
00E4h			XXh
00E5h			XXh
00E6h			XXh
00E7h			XXh
00E8h			XXh
00E9h 00EAh	CAN0 Message Box 8: Data Field		XXh XXh
00EAn			XXh
00ECh			XXh
00EDh			XXh
00EEh	CAN0 Message Box 8: Time Stamp		XXh
00EFh			XXh
00F0h 00F1h			XXh XXh
00F1h			XXh
00F3h	CAN0 Message Box 9: Identifier / DLC		XXh
00F4h			XXh
00F5h			XXh
00F6h			XXh
00F7h			XXh XXh
00F8h 00F9h			XXn XXh
00F9h	CAN0 Message Box 9: Data Field		XXh
00FBh			XXh
00FCh			XXh
00FDh			XXh
00FEh	CAN0 Message Box 9: Time Stamp		XXh
00FFh	°		XXh



Table 4.5 SFR Information (5)

Address	Register	Symbol	After Reset
0100h			XXh
0101h			XXh
0102h	CAN0 Message Box 10: Identifier / DLC		XXh XXh
0103h 0104h			XXh
0104h			XXh
0106h			XXh
0107h			XXh
0108h			XXh
0109h 010Ah	CAN0 Message Box 10: Data Field		XXh XXh
010An			XXh
010Ch			XXh
010Dh			XXh
010Eh	CAN0 Message Box 10: Time Stamp		XXh
010Fh			XXh
0110h 0111h			XXh XXh
0112h			XXh
0113h	CAN0 Message Box 11: Identifier / DLC		XXh
0114h			XXh
0115h			XXh
0116h			XXh XXh
0117h 0118h			XXh
0119h			XXh
011Ah	CAN0 Message Box 11: Data Field		XXh
011Bh			XXh
011Ch			XXh
011Dh			XXh XXh
011Eh 011Fh	CAN0 Message Box 11: Time Stamp		XXh
0120h			XXh
0121h			XXh
0122h	CAN0 Message Box 12: Identifier / DLC		XXh
0123h			XXh
0124h 0125h			XXh XXh
0125h			XXh
0127h			XXh
0128h			XXh
0129h	CAN0 Message Box 12: Data Field		XXh
012Ah			XXh XXh
012Bh 012Ch			XXh
012Dh			XXh
012Eh	CANO Magagaga Pay 12: Tima Stamp		XXh
012Fh	CAN0 Message Box 12: Time Stamp		XXh
0130h			XXh
0131h			XXh
0132h 0133h	CAN0 Message Box 13: Identifier / DLC		XXh XXh
0133h			XXh
0135h			XXh
0136h			XXh
0137h			XXh
0138h 0139h			XXh XXh
0139h 013Ah	CAN0 Message Box 13: Data Field		XXh
013Bh			XXh
013Ch			XXh
013Dh		[XXh
013Eh	CAN0 Message Box 13: Time Stamp		XXh
013Fh X: Undefine			XXh



Table 4.6 SFR Information (6)

Address	Register	Symbol	After Reset
0140h			XXh
0141h			XXh
0142h	CAN0 Message Box 14: Identifier /DLC		XXh
0143h	Orivo message box 14. Identifier / DEO		XXh
0144h			XXh
0145h			XXh
0146h			XXh
0147h			XXh
0148h			XXh XXh
0149h 014Ah	CAN0 Message Box 14: Data Field		XXh
014An			XXh
014Ch			XXh
014Dh			XXh
014Eh	CAN0 Message Box 14: Time Stamp		XXh
014Fh	CANO Message Box 14. Time Stamp		XXh
0150h			XXh
0151h			XXh
0152h	CAN0 Message Box 15: Identifier /DLC		XXh
0153h			XXh
0154h			XXh XXh
0155h		+	XXn XXh
0156h 0157h			XXh
0158h			XXh
0159h			XXh
015Ah	CAN0 Message Box 15: Data Field		XXh
015Bh			XXh
015Ch			XXh
015Dh			XXh
015Eh	CAN0 Message Box 15: Time Stamp		XXh
015Fh			XXh
0160h 0161h			XXh XXh
0162h		COGMR	XXh
0163h	CAN0 Global Mask Register		XXh
0164h			XXh
0165h			XXh
0166h			XXh
0167h			XXh
0168h	CAN0 Local Mask A Register	COLMAR	XXh
0169h			XXh
016Ah			XXh
016Bh 016Ch		+	XXh XXh
016Dh		1	XXh
016Eh			XXh
016Fh	CAN0 Local Mask B Register	COLMBR	XXh
0170h			XXh
0171h			XXh
0172h			
0173h			
0174h			
0175h 0176h		+	
0176h		+	
0178h		1	
0179h		1	
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			1

X: Undefined

NOTE:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.7 SFR Information (7)

Address	Register	Symbol	After Reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h 0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h 0198h			
0198h			
0199h			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h 01A5h			
01A5h 01A6h			
01A01			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h			
01B4h 01B5h	Flash Memory Control Register 1 (1)	FMR1	0X00XX0Xb
01B5h			
01B01	Flash Memory Control Register 0 ⁽¹⁾	FMR0	0000001b
01B8h			00h
01B9h	Address Match Interrupt Register 2	RMAD2	00h
01BAh		_	X0h
01BBh	Address Match Interrupt Enable Register 2	AIER2	XXXXXX00b
01BCh			00h
01BDh	Address Match Interrupt Register 3	RMAD3	00h
01BEh			X0h
01BFh			
X. I Indefine			

X: Undefined

NOTES:

These registers are included in the flash memory version. Cannot be accessed by users in the mask ROM version.
 The blank areas are reserved and cannot be accessed by users.



4. Special Function Register (SFR)

Table 4.8 SFR Information (8)

D1C0h Timer B3, B4, B5 Count Start Flag TBSR 0000XXXXb 01C1h Timer A1-1 Register TA11 XXh 01C2h Timer A2-1 Register TA11 XXh 01C3h Timer A2-1 Register TA21 XXh 01C6h Timer A2-1 Register TA21 XXh 01C6h Timer A2-1 Register TA41 XXh 01C6h Timer A2-1 Register TA41 XXh 01C6h Timer A2-1 Register IINVC0 00h 01C6h Timer A2-1 Register IIDB0 00h 01C6h Timer A2-1 Register IDB0 00h 01C6h Timer A2-1 Register IDB0 00h 01C6h Timer B2 InterryDCourrence Frequency Set Counter ICTE2 XXh 01C6h Timer B2 Register IB3 XXh 01C6h Timer B2 Register TB3 XXh 01D1h Timer B2 Register TB4 XXh 01D2h Timer B2 Register TB5 XXh 01D2h SUG6 Bi	Address	Register	Symbol	After Reset
01C1h Description 01C2h Timer A1-1 Register TA11 XXh 01C4h Timer A2-1 Register TA21 XXh 01C4h Timer A2-1 Register TA21 XXh 01C6h Timer A4-1 Register TA41 XXh 01C6h Timer A4-1 Register TA41 XXh 01C6h Three-Phase PVW Control Register 0 INVC0 00h 01C6h Three-Phase Output Buffer Register 0 IDB1 00h 01C6h Three-Phase Output Buffer Register 0 IDB1 00h 01C6h Three-Phase Output Buffer Register 0 IDB1 00h 01C6h Interrupt Cause Select Register 2 IFSR2 X000000b 01C6h Interrupt Cause Select Register 2 IFSR2 X000000b 01D0h Timer B3 Register TB3 XXh 01D11 Timer B4 Register 10 Self RE XXh 01D2h Timer B4 Register 11 Self RE XXh 01D2h Timer B4 Register 10 Self RE XXh 01D2h<		v		
01C2n Timer A1-1 Register TA11 XXh 01C3n Timer A2-1 Register TA21 XXh 01C6h Timer A2-1 Register TA21 XXh 01C6h Timer A2-1 Register TA41 XXh 01C7h Timer A4-1 Register TA41 XXh 01C7h Timer A4-1 Register TA41 XXh 01C8h Timee-Phase DVMC Control Register 1 INVC0 00h 01C8h Timee-Phase Output Buffer Register 1 IDB1 00h 01C8h Timere-Phase Output Buffer Register 2 ICTB2 XXh 01C8h Timere B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01C8h Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01C8h Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01C8h Timer B2 Register TB3 XXh 01C8h Timer B4 Register TB4 XXh 01C8h Timer B4 Register TB5 XXh 01C8h SIGE Bit Rate Generator ⁽¹			TBOIL	
Inner A1-1 Register TA11 XXh 01C4h Timer A2-1 Register TA21 XXh 01C6h Timer A4-1 Register TA41 XXh 01C6h Timer A4-1 Register TA41 XXh 01C6h Timer A4-1 Register TA41 XXh 01C6h Timere-Phase Output Buffer Register 0 IDD0 00h 01C6h Timere-Phase Output Buffer Register 0 IDD1 00h 01C6h Timere-Phase Output Buffer Register 1 IDD1 00h 01C6h Timere-Phase Output Buffer Register 2 IFSR2 X0000000b 01C6h Timer B2 Register TB3 XXh 01DDh Timer B3 Register TB4 XXh 01DDh Timer B4 Register 10 S6TRR XXh 01DDh Timer B5 Register 10 S6TR XXh 01DDh Timer B6 Register 10 S6C 0100000b 01DDh S1006 Timerami/Receive Register 10 S6TR XXh 01DDh S1006 Timerami/Receive Register 10 S6RG XXh				XXh
01C4h Tmer A2-1 Register TA21 XXh 01C5h Tmer A4-1 Register TA41 XXh 01C7h Tmer A4-1 Register TA41 XXh 01C7h Tmere-Phase PWM Control Register 1 INVC0 00h 01C8h Three-Phase Output Buffer Register 1 IDD1 00h 01C8h Three-Phase Output Buffer Register 1 IDD1 00h 01C8h Three-Phase Output Buffer Register 1 IDD1 00h 01C6h Tmere B2 Register DT7 XNh 01C6h Timer B3 Register TB3 XNh 01C6h Inner B4 Register TB4 XNh 01C6h Timer B4 Register TB5 XNh 01212h Timer B4 Register TB5 XNh 0122h Timer B5 Register (1) SeTRR XNh 0129h Timer B4 Register (1) SeTRR XNh 0120h Timer B5 Register (1) SeTRR XNh 0120h SU66 Control Register (1) SeTRR XNh 0120h		Timer A1-1 Register	TA11	
Inter A2-1 Register TA21 XXh 01CBh Timer A4-1 Register TA41 XXh 01CBh Timer A4-1 Register TA41 XXh 01CBh Timer-Phase PWM Control Register 0 INVC0 00h 01CAh Timere-Phase Output Buffer Register 0 IDD0 00h 01CAh Timere-Phase Output Buffer Register 0 IDD1 00h 01CCh Timere-Phase Output Buffer Register 1 IDD1 00h 01CCh Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01CCh Timer B3 Register TB3 XXh 01DDh Timer B3 Register TB4 XXh 01DDh Timer B4 Register TB4 XXh 01DDh Timer B5 Register (1) SetTR XXh 01DDh SiOP Control Register (1) SetTR XXh				
0102h 0107h Timer A4-1 Register TA41 XXh 0107h Timer A4-1 Register TA41 XXh 0106h Three-Phase PWM Control Register 0 INVC0 00h 016Ah Three-Phase Output Buffer Register 1 IDB1 00h 016Ah Three-Phase Output Buffer Register 1 IDB1 00h 016Ah Three-Phase Output Buffer Register 1 IDB1 00h 016Ch Dead Time Timer ITT XXh 016Ch Imer B2 Interrupt Cause Select Register 2 IFSR2 X000000b 016Dn Imer B3 Register TB3 XXh 012Dn Timer B4 Register TB3 XXh 012Dn Timer B5 Register (1) S6TRR XXh 012Dh SU6C Fransmit/Receive Register (1) S6ERG XXh 012Dh SU6C Control Register (1) <t< td=""><td></td><td>Timer A2-1 Register</td><td>TA21</td><td></td></t<>		Timer A2-1 Register	TA21	
OtC:n Timer A4-1 Register TA41 XXh OtCeh Three-Phase PVM Control Register 0 INVC0 00h OtCeh Three-Phase Output Buffer Register 0 IDB0 00h OtCeh Three-Phase Output Buffer Register 1 IDB1 00h OtCeh Three-Phase Output Buffer Register 1 IDB1 00h OtCeh Dead Time Timer DTT XXh OtCeh Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh OTCEH Interrupt Cause Select Register 2 IFSR2 X0000000b OTCH Timer B3 Register TB3 XXh OTDDH Timer B4 Register TB4 XXh OTDDH Timer B4 Register 010 SeTRR XXh OTDDH Timer B4 Register 011 SeTRR XXh OTDDH SetCe Control Register 010 SetBRG XXh OTDDH SetCe Control Register 010 SetBRG XXh OTDDH SetCe Control Register 010 SetBRG XXh OTDDH SitOC Control Register 01 <td></td> <td></td> <td></td> <td></td>				
01Ceh Three-Phase PWM Control Register 0 INVC0 00h 01Ceh Three-Phase Output Buffer Register 0 IDB0 00h 01Ceh Three-Phase Output Buffer Register 1 IDB1 00h 01Ch Three-Phase Output Buffer Register 1 IDB1 00h 01Ch Timer Benterupt Occurrence Frequency Set Counter ICTB2 XXh 01Ch Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01Ch Interrupt Cause Select Register 2 IFSR2 X000000b 01Dh Timer B3 Register TB3 XXh 01DA Timer B4 Register TB4 XXh 01DA Timer B5 Register TB5 XXh 01DA Timer B4 Register (1) SoTTRR XXh 01DA SiOC Control Register (1) SoTTRR XXh 01DA SiOC E Tansmit/Receive Register (2) SotAStSTRR XXh 01DA SiOC E Tansmit/Receive Register (2) SotAStSTRR XXXh 01DA SiOC E Tansmit/Receive Register TBAMR OOXX0000b		Timer A4-1 Register	TA41	
01:Cah Three-Phase PVM Control Register 1 INVC1 00h 01:CAh Three-Phase Quiput Buffer Register 1 IDB0 00h 01:CAh Three-Phase Quiput Buffer Register 1 IDB1 00h 01:CAh Three-Phase Quiput Buffer Register 1 IDB1 00h 01:CAh Three-Phase Quiput Buffer Register 1 ICTB2 XXh 01:CAh Three-Phase Quiput Buffer Register 2 IFSR2 X0000000b 01:CAh Three Phase Quiput Buffer Register 2 IFSR2 X000000b 01:CAh Three BA Register TB3 XXh 01:DAh Three BA Register TB4 XXh 01:DAh Three BA Register 101 SetTRR XXh 01:DAh SiVGE Control Register 101 SetTRR XXh 01:DAh SiVGE Control Register 101 SetBRG XXh 01:DAh SiVGE Control Register 101 SetBRG XXh 01:DAh SiVGE Control Register 1 SetBRG XXh 01:DAh SiVGE Starsmit/Receive Register 1 SetBMR XXh <t< td=""><td></td><td>Three-Phase PWM Control Begister 0</td><td>INVCO</td><td></td></t<>		Three-Phase PWM Control Begister 0	INVCO	
01CAh Three-Phase Output Buffer Register 0 IDB1 00h 01CAh Three-Phase Output Buffer Register 1 IDB1 00h 01CCh Dead Timer Timer DTT XXh 01CDh Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01CPh Interrupt Occurrence Frequency Set Counter IFSR2 X0000000b 01Dh Timer B3 Register TB3 XXh 01DDh Timer B4 Register TB4 XXh 01DAh Timer B5 Register TB5 XXh 01DAh Timer B5 Register TB5 XXh 01DAh SVG6 Ernansmit/Receive Register (1) SEGC 01000000b 01DAh SVG6 Ernansmit/Receive Register (2) SS8FGG XXh 01DAh SVG6 Ernansmit/Receive Register (2) SS8FGG XXh 01DAh SVG6 Ernansmit/Receive Register (2) SS8FGG XXh 01DAh SVG6 Bit Rate Generator (2) SS8FGG XXh 01DAh SVG8 Bit Rate Generator (2) SS8FGG XXh 01DAh				
OTCEN Three-Phase Output Buffer Register 1 IDB1 ODh OTCCh Dead Time Timer DTT XXh OTCCh Immer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh OTCCh Interrupt Cause Select Register 2 IFSR2 X0000000b OTCCh Interrupt Cause Select Register 2 IFSR2 X000000b OTDDh Timer B3 Register TB3 XXh OTDDA Timer B4 Register TB4 XXh OTDDA Timer B5 Register TB5 XXh OTDDA Timer B5 Register (*) SGTRR XXh OTDDA SVGO Control Register (*) SGERG XXn OTDDA SI/OS 6.01 Rate Generator (*) SGERG XXh OTDDA SI/OS 6.01 Rate Generator (*) SGERG XXh OTDDA SI/OS 6.1 Rate Generator (*) SGERG XXh OTDDA SI/OS 6.1 Rate Generator (*) SGERG XXh OTDDA SI/OS 7 ransmit/Receive Register TB3MR OOXX0000b OTDDA Timer B4 Mode Registe				
OTCC: Dead Timer Timer DTT XXh 01CD: Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01CF: Iterrupt Cause Select Register 2 IFSR2 X000000b 01D0h Timer B3 Register TB3 XXh 01D2h Timer B4 Register TB4 XXh 01D2h Timer B5 Register TB5 XXh 01D4h Timer B5 Register TB5 XXh 01D5h StiO6 Cransmit/Receive Register ⁽¹⁾ SeTRR XXh 01D6h StiO6 Control Register ⁽¹⁾ SeBRG XXh 01D8h StiO6 Control Register (1) SeBRG XXh 01D8h Timer B5 Mode Register TB3MR 00X0000b 01D0h Timer B5 Mode Register TB4MR 00X0000b 01D0h Timer B5 Mode Register TB5MR 00h 01D1h Timer B5 Mode Register TB5MR 00h 01D0h Timer B5 Mode Register TB5MR 00h 01D1Dh Timer B5 Mode Register S3456T1R				
O1CDn Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh 01CEh Interrupt Cause Select Register 2 IFSR2 X000000b 01Dnh Timer B3 Register TB3 XXh 01D1h Timer B4 Register TB4 XXh 01D2h Timer B4 Register TB5 XXh 01D3h Timer B5 Register TB5 XXh 01D4h Timer B5 Register TB5 XXh 01D5h SICO Transmit/Receive Register ⁽¹⁾ SeTRR XXh 01D5h SICO Control Register ⁽¹⁾ SetBerg SetBerg Storn 01D5h SICO E Bit Rate Generator ⁽¹⁾ SetBerg SetBerg Storn 01D6h Timer B4 Mode Register TB3MR O0XX0000b O0X0000b 01D6h Timer B4 Mode Register 0 IFSRR O0X0000b IDFSRR OXX0000b 01D6h Timer B4 Mode Register 0 IFSRR O0X0000b IDFSRR O0XX0000b 01D6h Timer B4 Mode Register 0 IFSRR O0X0000b IDFSRR OXXh				
OICER Interrupt Cause Select Register 2 IFSR2 X0000000 OICER Timer B3 Register TB3 XXh OIDDh Timer B3 Register TB4 XXh OIDDh Timer B4 Register TB5 XXh OIDDh Timer B5 Register TB5 XXh OIDDh Timer B5 Register TB5 XXh OIDDh SVC6 Transmit/Receive Register (1) SetTR XXh OIDDh SVC6 Control Register (1) SetBRG XXh OIDDh SVC6 Control Register (2) S3456TRR XXXX0000b OIDDh Timer B3 Mode Register TB3MR 00XX0000b OIDDh Timer B4 Mode Register TB4MR 00XX0000b OIDDh Timer B5 Mode Register TB5MR 00AX0000b OIDEN Interrupt Cause Select Register 1 IFSR0 00h OIDEN Interrupt Cause Select Register 1 IFSR1 00h OIEDH Interrupt Cause Select Register S3TRR XXh OIEAH SI/O3 Transmit/Receive Register S3T				
01CPh Interrupt Cause Select Register 2 IFSR2 X0000000b 01D0h Timer B3 Register TB3 XXh 01D2h Timer B4 Register TB4 XXh 01D3h Timer B4 Register TB5 XXh 01D4h Timer B5 Register TB5 XXh 01D5h Si/C6 Transmit/Receive Register ⁽¹⁾ S6 FTRR XXh 01D8h Si/C6 Control Register ⁽¹⁾ S6 FGR XXh 01D8h Si/C6 Entransmit/Receive Register ⁽²⁾ S345GTTR XXXx00000b 01D8h Si/C6 Entransmit/Receive Register ⁽²⁾ S345GTTR XXXX0000b 01D6h Timer B4 Mode Register TB4MR 00XX0000b 01D6h Timer B4 Mode Register TB4MR 00XX0000b 01D6h Interrupt Cause Select Register 1 IFSR0 00h 01D7h Interrupt Cause Select Register 1 IFSR0 00h 01D6h Interrupt Cause Select Register 1 IFSR0 00h 01E1h StO3 Control Register S3TR XXh 01E3h S			IGIBE	7000
0100h 0101h 0102h Timer B3 Register XXh XXh 0102h 0102h Timer B4 Register TB4 XXh 0103h Timer B4 Register TB5 XXh 0104h Timer B5 Register TB5 XXh 0105h St/O6 Transmit/Receive Register ⁽¹⁾ S6TRR XXh 0105h St/O6 Control Register ⁽¹⁾ S6EC 01000000b 0105h St/O6 Control Register ⁽¹⁾ S6EGR XXh 0105h St/O6 Bit Rate Generator ⁽¹⁾ S6EBRG XXh 0105h St/O6 Bit Rate Generator ⁽¹⁾ S6EBRG XXh 0105h Timer B3 Mode Register TBMR 00XX0000b 0105h Timer B5 Mode Register TBMR 00XX0000b 0105h Interrupt Cause Select Register 0 IFSR0 00h 0105h Interrupt Cause Select Register 1 IFSR1 00h 0161b S1/O3 Control Register S3TRR XXh 0161b S1/O3 Transmit/Receive Register S3BRG XXh 01612h S1/O3 Control Register 0 S4E		Interrunt Cause Select Begister 2	IESB2	X000000b
OtoTim Inner B3 Hegister IB3 XXh 01D2h Timer B4 Register TB4 XXh 01D3h Timer B5 Register TB5 XXh 01D3h St/OE Transmit/Receive Register (1) StTRR XXh 01D5h St/OE Control Register (1) StTRR XXh 01D7h StOE Bit Rate Generator (1) SteBRG XXh 01D8h St/OE Control Register (1) SteBRG XXh 01D8h St/OE Bit Rate Generator (1) SteBRG XXh 01DAt St/OE Bit Rate Generator (1) SteBRG XXh 01DAt St/OA 4, 5, 6 Transmit/Receive Register TB4MR 00XX0000b 01DD.Timer B4 Mode Register TB4MR 00XX0000b 00X0000b 01DD.Timer B4 Mode Register TB5MR 00XX0000b 00bh 01DFh Interrupt Cause Select Register 1 IFSMR 00Xh 01E2h St/O3 Control Register STRR XXh 01E3h St/O3 Control Register 6 STRR XXh 01E4h St/O4 Contro		Interrupt Oddse Gelect Negister 2		
01D2h 01D3h Timer B4 Register TB4 XXh XXh 01D4h Timer B5 Register TB5 XXh 01D5h Timer B5 Register TB5 XXh 01D5h SU/OE Transmit/Receive Register (1) SGTRR XXh 01D7h SGE 01000000 SGBRG XXh 01D3h SI/OE Control Register (1) SGBRG XXh 01D4h SI/OS Control Register TB3MR 00XX0000b 01D6h Timer B4 Mode Register TB3MR 00XX0000b 01D0h Timer B4 Mode Register TB5MR 00XX0000b 01D0h Timer B5 Mode Register TB5MR 00XX0000b 01D0h Interrupt Cause Select Register 0 IFSR0 00h 01D6h Interrupt Cause Select Register STRR XXh 01E2h SI/O3 Control Register SSTRR XXh 01E3h SI/O3 Control Register SSTRR XXh 01E3h SI/O3 Control Register SSTRR XXh 01E3h SI/O4 Transmit/Receive Register 3 SGC		Timer B3 Register	ТВЗ	
OID3h Infer B4 Register IB4 XXh 01D4h Tmer B5 Register TB5 XXh 01D5h SI/OE Transmit/Receive Register ⁽¹⁾ SGE XXh 01D7h SGC 01000000 SGE XXh 01D7h SGE 01000000 SGE XXh 01D8h SI/OE Bit Rate Generator ⁽¹⁾ SGE 010000000 SAGEGR XXh 01DAh SI/OE Bit Rammit/Receive Register ⁽²⁾ S445GTRR XXXX0000b SAGEGR XXh 01DAh SI/OE Beigster TB3MR 000XX000bb O0XX000bb O1DCh Timer B3 Mode Register TB3MR 00XX000bb 01DDh Timer B4 Mode Register TB4MR 00XX000bb O0Dh Timer B4 Mode Register O0AX000bb 01DFh Interrupt Cause Select Register 0 IFSR1 00A O0h 01EFA SI/O3 Control Register S3C 0100000b O1EA SI/O3 Control Register S3C 0100000b O1EA SI/O4 Transmit/Receive Register 1 S4BRG XXh O1EA SI/				
O1D4h 01D5h Timer B5 Register XXh XXh 01D6h 01D6h SI/O6 Transmit/Receive Register ⁽¹⁾ S6TRR XXh 01D7h		Timer B4 Register	TB4	
OIDSh Immer BS Hegister IBS XXh 01DSh SI/OG Transmit/Receive Register ⁽¹⁾ SGTRR XXh 01DRh SI/OG Transmit/Receive Register ⁽¹⁾ SGE 0100000b 01DRh SI/OG Ent Rate Generator ⁽¹⁾ SGBRG XXh 01DRh SI/OG Ent Rate Generator ⁽¹⁾ SGBRG XXh 01DRh Timer B4 Mode Register TB3MR 00XX0000b 01DDh Timer B4 Mode Register TB3MR 00XX0000b 01DDh Timer B4 Mode Register TB5MR 00X0000b 01DDh Interrupt Cause Select Register 0 IFSR0 00h 01DFh Interrupt Cause Select Register S3TRR XXh 01E2h SI/O3 Control Register S3TR XXh 01E3h SI/O3 Control Register S3BRG XXh 01E4h SI/O4 Control Register S4TRR XXh 01E5h SI/O4 Control Register (1) S5TRR XXh 01E6h SI/O4 Control Register (1) S5TRR XXh 01E6h SI/O5 Control Register (<u> </u>	
O1D6h SI/O6 Transmit/Receive Register ⁽¹⁾ S6TRR XXh 01D7h		Timer B5 Register	TB5	
O1D7h S8C 0100000b 01D8h SI/O6 Control Register ⁽¹⁾ S6BRG XXh 01D9h SI/O3 Bit Rate Generator ⁽¹⁾ S6BRG XXh 01D9h SI/O3, 4, 5, 6 Transmit/Receive Register ⁽²⁾ S3456TRR XXXx0000b 01D8h Timer B3 Mode Register TB3MR 00XX0000b 01DCh Timer B4 Mode Register TB4MR 00XX0000b 01DDh Timer B5 Mode Register TB5MR 00XX0000b 01DEh Interrupt Cause Select Register 0 IFSR0 00h 01E2h Interrupt Cause Select Register 1 IFSR0 00h 01E2h SI/O3 Transmit/Receive Register S3TRR XXh 01E2h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Control Register S44C 0100000b 01E5h SI/O4 Control Register ⁽¹⁾ S5TRR XXh 01E6h SI/O4 Control Register ⁽¹⁾ S5TRR XXh 01E6h SI/O4 Control Register ⁽¹⁾ S5TRR XXh 01E6h SI/O5 Control Register ⁽¹⁾		SI/O6 Transmit/Pacaiya Pagistar (1)	SETER	
O1D8h SI/O6 Control Register ⁽¹⁾ SeC 01000000b 01D9h SI/O6 Bit Rate Generator ⁽¹⁾ S6BRG XXh 01DAh SU/O3, 4, 5, 6 Transmit/Receive Register ⁽²⁾ S3456TRR XXXx0000b 01Dbh Timer B3 Mode Register TB3MR 00XX0000b 01Dbh Timer B5 Mode Register TB5MR 00XX0000b 01Dbh Timer B5 Mode Register 0 IFSR0 00h 01Dbh Interrupt Cause Select Register 0 IFSR1 00h 01Dbh Interrupt Cause Select Register 0 IFSR1 00h 01Dbh SU/O3 Transmit/Receive Register S3TRR XXh 01E1h Interrupt Cause Select Register S3C 0100000b 01E2h SI/O3 Control Register S32C 0100000b 01E3h SI/O4 Transmit/Receive Register S32C 0100000b 01E3h SI/O4 Control Register S4C 0100000b 01E3h SI/O4 Bit Rate Generator S4BRG XXh 01E6h SI/O4 Control Register (1) S5C 0100000b			Joinn	~~!!
O1D9h SI/O6 Bit Rate Generator ⁽¹⁾ S6BRG XXh 01DAh SI/O3, 4, 5, 6 Transmil/Receive Register ⁽²⁾ S3456TRR XXXX0000b 01DBh Timer B3 Mode Register TB3MR 00XX0000b 01DDh Timer B4 Mode Register TB4MR 00XX0000b 01DDh Timer B5 Mode Register TB5MR 00XX0000b 01DDh Timer B5 Mode Register 0 IFSR0 00h 01DEh Interrupt Cause Select Register 1 IFSR1 00h 01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E2h SI/O3 Dit Rate Generator S3BRG XXh 01E2h SI/O3 Dit Rate Generator S3BRG XXh 01E5h SI/O4 Control Register S4TRR XXh 01E6h SI/O4 Control Register 10 S4TRR XXh 01E6h SI/O4 Control Register 1 S4BRG XXh 01E6h SI/O4 Control Register 1 S4BRG XXh 01E6h SI/O4 Control Register 1 S4BRG XXh 01E6h SI/O4 Dit Rate G		SI/O6 Control Bogistor (1)	860	0100000b
O1DAh SI/O3, 4, 5, 6 Transmit/Receive Register ⁽²⁾ S3456TRR XXXX0000b O1DBh Timer B3 Mode Register TB3MR 00XX0000b O1DCh Timer B4 Mode Register TB4MR 00XX0000b O1DDh Timer B4 Mode Register TB5MR 00XX0000b 01DDh Timer B4 Mode Register TB5MR 00XX0000b 01DEh Interrupt Cause Select Register 0 IFSR0 00h 01DEh Interrupt Cause Select Register 1 IFSR1 00h 01EDh SI/O3 Transmit/Receive Register S3TRR XXh 01E2h SI/O3 Control Register S3BRG XXh 01E3h SI/O3 SD Transmit/Receive Register S3BRG XXh 01E4h SI/O4 Control Register S4C 0100000b 01E5h SI/O4 Control Register (1) S5TRR XXh 01E8h SI/O5 Control Register (1) S5TRR XXh 01E9h SI/O5 Control Register 4 U0SMR4 00h 01Ebh SI/O5 Control Register 4 U0SMR3 0000X0X0Xb 01Ebh <td></td> <td></td> <td></td> <td></td>				
O1DBh Timer B3 Mode Register TB3MR 00XX0000b 01DCh Timer B4 Mode Register TB4MR 00XX0000b 01DDh Timer B5 Mode Register TB5MR 00XX000bb 01DDh Interrupt Cause Select Register 0 IFSR0 000h 01DFh Interrupt Cause Select Register 1 IFSR1 00h 01E0h SI/03 Transmit/Receive Register S3TRR XXh 01E1h SI/03 Control Register S3GG 0100000bb 01E2h SI/03 Bit Rate Generator S3BRG XXh 01E5h SI/04 Control Register S4TRR XXh 01E6h SI/04 Control Register S4C 0100000bb 01E7h SI/04 Control Register (1) S5TRR XXh 01E6h SI/05 Transmit/Receive Register (1) S5TR XXh 01E8h SI/05 Control Register (1) S5C 01000000b 01E9h UART0 Special Mode Register 3 U0SMR4 00h 01E0h UART0 Special Mode Register 4 U0SMR3 000X0X0Xb 01E1b UAR				
O1DCh Timer B4 Mode Register TB4MR 00XX0000b 01DDh Timer B5 Mode Register TB5MR 00XX0000b 01DEh Interrupt Cause Select Register 0 IFSR0 000h 01DEh Interrupt Cause Select Register 1 IFSR1 00h 01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E1h 01E2h SI/O3 Control Register S3C 0100000b 01E3h SI/O4 Transmit/Receive Register S4TRR XXh 01E6h SI/O4 Transmit/Receive Register S4TRR XXh 01E6h SI/O4 Control Register S4C 0100000b 01E7h SI/O4 Bit Rate Generator S4BRG XXh 01E8h SI/O5 Transmit/Receive Register (1) S5TRR XXh 01E9h SI/O5 Transmit/Receive Register 3 U0SMR4 00h 01E2h SI/O5 Bit Rate Generator (1) S5BRG XXh 01E2h UARTO Special Mode Register 4 U0SMR3 000X0X0Xb 01E2h UARTO S				
O1DDh Timer B5 Mode Register TB5MR 00XX0000b 01DEh Interrupt Cause Select Register 0 IIFSR0 00h 01DFh Interrupt Cause Select Register 1 00h 00h 01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E1h 01E2h SI/O3 Control Register S3C 01000000b 01E3h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Transmit/Receive Register S4TRR XXh 01E5h SI/O4 Transmit/Receive Register S4C 01000000b 01E7h SI/O4 Control Register GI S4C 01000000b 01E7h SI/O4 Bit Rate Generator S4RG XXh 01E9h SI/O5 Transmit/Receive Register (1) S5TRR XXh 01E9h SI/O5 Control Register (1) S5BRG XXh 01E2h SI/O5 Control Register 3 U0SMR4 00h 01E2h UARTO Special Mode Register 4 U0SMR4 00h 01E2h UARTO Special Mode Register 3 U0SMR2 X0000000b				
O1DEh Interrupt Cause Select Register 0 IFSR0 00h 01DFh Interrupt Cause Select Register 1 IFSR1 00h 01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E1h				
01DFh Interrupt Cause Select Register 1 IFSR1 00h 01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E1h 0 S37RR XXh 01E2h SI/O3 Control Register S3C 0100000bb 01E3h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Transmit/Receive Register S4TRR XXh 01E5h 01E6h SI/O4 Control Register S4C 0100000bb 01E7h SI/O4 Control Register S4C 0100000bb 01E7h SI/O5 Transmit/Receive Register (1) S5TRR XXh 01E8h SI/O5 Control Register (1) S5C 0100000bb 01E9h 01EA SI/O5 Control Register (1) S5BRG XXh 01E9h SI/O5 Bit Rate Generator (1) S5BRG XXh 01Ebh SI/O5 Dottrol Register 4 U0SMR4 00h 01E1Dh UARTO Special Mode Register 3 U0SMR2 X0000000b 01E1Dh UARTO Special Mode Register 4 U1SMR4 00h 01F2h UARTO Special Mode Register 3 U1SMR3 000X0X0Xb	-			
01E0h SI/O3 Transmit/Receive Register S3TRR XXh 01E1h				
01E1h SI/O3 Control Register S3C 0100000b 01E2h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Transmit/Receive Register S4TRR XXh 01E5h SI/O4 Control Register S4C 0100000b 01E7h SI/O4 Control Register S4C 0100000b 01E7h SI/O4 Control Register (1) S5TRR XXh 01E8h SI/O5 Transmit/Receive Register (1) S5TRR XXh 01E8h SI/O5 Control Register (1) S5ERG XXh 01E8h SI/O5 Control Register (1) S5ERG XXh 01E8h SI/O5 Bit Rate Generator (1) S5BRG XXh 01E0h UARTO Special Mode Register 4 U0SMR4 00h 01EEh UARTO Special Mode Register 3 U0SMR2 X000000b 01EFh UARTO Special Mode Register 4 U0SMR2 X000000bb 01Fh UARTO Special Mode Register 4 U0SMR3 000X0X0Xb 01Fh UARTO Special Mode Register 4 U0SMR4 0h 01F1h UARTO Special Mode Register 3 U1SMR3 000X0X0XbXb 01Fbh<				
01E2h SI/O3 Control Register S3C 0100000b 01E3h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Transmit/Receive Register S4TRR XXh 01E5h S1/O4 Transmit/Receive Register S4TRR XXh 01E5h S1/O4 Control Register S4C 0100000b 01E7h SI/O4 Dit Rate Generator S4BRG XXh 01E8h SI/O5 Transmit/Receive Register ⁽¹⁾ S5TRR XXh 01E8h SI/O5 Control Register ⁽¹⁾ S5C 0100000b 01E8h SI/O5 Control Register ⁽¹⁾ S5ERG XXh 01E0h UART0 Special Mode Register 4 U0SMR4 00h 01E1ch UART0 Special Mode Register 2 U0SMR3 0000X0Xbb 01EFh UART0 Special Mode Register 2 U0SMR X000000b 01EFh UART0 Special Mode Register 3 U0SMR4 00h 01F2h UART0 Special Mode Register 4 U1SMR4 00h 01F2h UART1 Special Mode Register 3 U1SMR4 00h 01F2h		SI/OS Transmit/Receive Register	531RR	
01E3h SI/O3 Bit Rate Generator S3BRG XXh 01E4h SI/O4 Transmit/Receive Register S4TRR XXh 01E5h SI/O4 Control Register S4C 01000000b 01E7h SI/O4 Bit Rate Generator S4BRG XXh 01E8h SI/O5 Transmit/Receive Register ⁽¹⁾ S5TRR XXh 01E8h SI/O5 Control Register ⁽¹⁾ S5TRR XXh 01E8h SI/O5 Control Register ⁽¹⁾ S5C 01000000b 01E8h SI/O5 Bit Rate Generator ⁽¹⁾ S5BRG XXh 01E8h SI/O5 Dit Rate Generator ⁽¹⁾ S5BRG XXh 01ECh UARTO Special Mode Register 4 U0SMR4 00h 01EEh UARTO Special Mode Register 2 U0SMR2 X000000b 01Fh UARTO Special Mode Register 4 U0SMR4 00h 01Fh UART1 Special Mode Register 3 U1SMR4 00h 01F1h UART1 Special Mode Register 3 U1SMR3 000X0X0Xb 01F2h UART1 Special Mode Register 4 U1SMR4 00h 01F1h UART1 Special Mode Register 3 U1SMR4 00h <t< td=""><td></td><td>SI/O2 Control Dogistor</td><td>620</td><td>0100000h</td></t<>		SI/O2 Control Dogistor	620	0100000h
01E4hSI/O4 Transmit/Receive RegisterS4TRRXXh01E5h				
01E5hSI/O4 Control RegisterS4C0100000b01E7hSI/O4 Bit Rate GeneratorS4BRGXXh01E8hSI/O5 Transmit/Receive Register ⁽¹⁾ S5TRRXXh01E8hSI/O5 Control Register ⁽¹⁾ S5TRRXXh01E8hSI/O5 Control Register ⁽¹⁾ S5C0100000b01E8hSI/O5 Bit Rate Generator ⁽¹⁾ S5BRGXXh01E0hS1/O5 Bit Rate Generator ⁽¹⁾ S5BRGXXh01EChUART0 Special Mode Register 4U0SMR400h01E1bhUART0 Special Mode Register 3U0SMR3000X0X0Xb01E1chUART0 Special Mode Register 2U0SMR2X000000b01E1chUART0 Special Mode Register 4U1SMR400h01E1chUART0 Special Mode Register 3U1SMR400h01F1hUART1 Special Mode Register 4U1SMR400h01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 3U1SMR2X000000b01F3hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000bb01F8hUART2 It Rate Generator				
01E6hSI/O4 Control RegisterS4C0100000b01E7hSI/O4 Bit Rate GeneratorS4BRGXXh01E8hSI/O5 Transmit/Receive Register ⁽¹⁾ S5TRRXXh01E9hS5TRRXXh01EAhSI/O5 Control Register ⁽¹⁾ S5C0100000b01EBhSI/O5 Bit Rate Generator ⁽¹⁾ S5BRGXXh01EChUARTO Special Mode Register 4U0SMR400h01EEhUARTO Special Mode Register 3U0SMR3000X0X0Xb01EFhUARTO Special Mode Register 2U0SMR2X000000b01EFhUARTO Special Mode Register 4U1SMR400h01F1hUARTO Special Mode Register 3U0SMRX000000b01F2hUARTO Special Mode Register 4U1SMR400h01F3hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 3U1SMR2X000000b01F3hUART1 Special Mode Register 2U1SMRX000000b01F3hUART1 Special Mode Register 3U1SMRX000000b01F3hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F8hUART2 It Rate GeneratorU2SMRX000000b <td></td> <td>SI/O4 Transmir/Receive Register</td> <td>541RR</td> <td></td>		SI/O4 Transmir/Receive Register	541RR	
01E7hSI/O4 Bit Rate GeneratorS4BRGXXh01E8hSI/O5 Transmit/Receive Register (1)S5TRRXXh01E8hSI/O5 Control Register (1)S5C01000000b01EAhSI/O5 Bit Rate Generator (1)S5C01000000b01EBhSI/O5 Bit Rate Generator (1)S5BRGXXh01EChUART0 Special Mode Register 4U0SMR400h01EFhUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 4U0SMRX000000b01FFhUART1 Special Mode Register 3U1SMR400h01F2hUART1 Special Mode Register 3U1SMR400h01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 3U1SMR2X0000000b01F2hUART1 Special Mode Register 4U1SMR2X0000000b01F3hUART1 Special Mode Register 3U1SMR2X000000bb01F3hUART1 Special Mode Register 3U2SMR400h01F5hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 3U2SMRX0000000b01F6hUART2 Special Mode Register 3U2SMRX0000000b01F7hUART2 Special Mode Register 4 <td></td> <td>SI/Q4 Control Dogistor</td> <td>S4C</td> <td>0100000h</td>		SI/Q4 Control Dogistor	S4C	0100000h
01E8hSI/O5 Transmit/Receive Register (1)S5TRRXXh01E9h				
01E9hSSC0100000b01EAhSI/O5 Control Register (1)S5C01000000b01EBhSI/O5 Bit Rate Generator (1)S5BRGXXh01EChUART0 Special Mode Register 4U0SMR400h01EDhUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 2U0SMRX000000b01FFhUART1 Special Mode Register 4U1SMR400h01F0hUART1 Special Mode Register 3U1SMR400h01F1hUART1 Special Mode Register 2U1SMR400h01F2hUART1 Special Mode Register 2U1SMR400h01F3hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0159hUART2 Bit Rate GeneratorVXbVXb <td></td> <td></td> <td></td> <td></td>				
01EAhSI/O5 Control Register (1)S5C0100000b01EBhSI/O5 Bit Rate Generator (1)S5BRGXXh01EChUART0 Special Mode Register 4U0SMR400h01EDhUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 2U0SMR2X000000b01FFhUART0 Special Mode Register 4U0SMRX000000b01F0hUART1 Special Mode Register 3U1SMR400h01F1hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR400h01F2hUART1 Special Mode Register 2U1SMR2X000000bb01F3hUART1 Special Mode Register 4U2SMR400h01F3hUART2 Special Mode Register 3U2SMR3000X0X0Xbb01F6hUART2 Special Mode Register 3U2SMR3000X0X0Xbb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xbb01F6hUART2 Special Mode Register 2U2SMR2X000000bb01F7hUART2 Special Mode Register 2U2SMRX000000bb01F7hUART2 Special Mode Register 2U2SMRX000000bb01F7hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Transmit/Receive Mode RegisterU2BRGXXh01F9hUART2 Bit Rate GeneratorYXbXXh		SI/OS Transmir/Receive Register (1)	551KK	
01EBhSI/O5 Bit Rate Generator (1)S5BRGXXh01EChUART0 Special Mode Register 4U0SMR400h01EDhUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 2U0SMRX000000b01FFhUART1 Special Mode Register 4U1SMR400h01F2hUART1 Special Mode Register 3U1SMR400h01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F3hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 400h01SMR01F3hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F6hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0159hUART2 Bit Rate GeneratorYXbXXh		OV/OF Constant Desciptor (1)	050	01000001
O1EChUART0 Special Mode Register 4U0SMR400h01EChUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 4U0SMRX000000b01F0hUART1 Special Mode Register 4U1SMR400h01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U1SMR2X000000b01F3hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 3U2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2BRGXXh01F9hUART2 Bit Rate GeneratorVXbXYb				
01EDhUART0 Special Mode Register 3U0SMR3000X0X0Xb01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 4U0SMRX000000b01F0hUART1 Special Mode Register 4U1SMR400h01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U1SMR400h01F4hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0159hUART2 Bit Rate GeneratorYXb				
01EEhUART0 Special Mode Register 2U0SMR2X000000b01EFhUART0 Special Mode Register 4U0SMRX000000b01F0hUART1 Special Mode Register 3U1SMR400h01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART2 Special Mode Register 4U2SMR400h01F4hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR4X000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 3U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 3U2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorYXbYXb				
01EFhUART0 Special Mode RegisterU0SMRX000000b01F0hUART1 Special Mode Register 4U1SMR400h01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 2U1SMRX000000b01F3hUART2 Special Mode Register 4U2SMR400h01F4hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode Register 2U2SMR2X000000b01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0159hUART2 Bit Rate GeneratorYXbXXh				
01F0hUART1 Special Mode Register 4U1SMR400h01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U1SMRX000000b01F4hUART2 Special Mode Register 3U2SMR400h01F6hUART2 Special Mode Register 2U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR3000X0000b01F7hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh				
01F1hUART1 Special Mode Register 3U1SMR3000X0X0Xb01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode Register 4U1SMRX000000b01F4hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode Register 2U2SMRX000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0154hUART2 Bit Rate GeneratorVXh				
01F2hUART1 Special Mode Register 2U1SMR2X000000b01F3hUART1 Special Mode RegisterU1SMRX000000b01F3hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh01F9hVART2 Bit Rate GeneratorVXh				
01F3hUART1 Special Mode RegisterU1SMRX000000b01F3hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh01F9hUART2 Bit Rate GeneratorU2BRGXXh				
01F4hUART2 Special Mode Register 4U2SMR400h01F5hUART2 Special Mode Register 3U2SMR3000X0X0Xb01F6hUART2 Special Mode Register 2U2SMR2X000000b01F7hUART2 Special Mode RegisterU2SMRX000000b01F8hUART2 Transmit/Receive Mode RegisterU2MR00h01F9hUART2 Bit Rate GeneratorU2BRGXXh0159hVART2 WardVardaVarda				
01F5h UART2 Special Mode Register 3 U2SMR3 000X0X0Xb 01F6h UART2 Special Mode Register 2 U2SMR2 X000000b 01F7h UART2 Special Mode Register U2SMR X000000b 01F8h UART2 Transmit/Receive Mode Register U2MR 00h 01F9h UART2 Bit Rate Generator U2BRG XXh 01F9h UART2 Material Control U2BRG XXh				
01F6h UART2 Special Mode Register 2 U2SMR2 X000000b 01F7h UART2 Special Mode Register U2SMR X000000b 01F8h UART2 Transmit/Receive Mode Register U2MR 00h 01F9h UART2 Bit Rate Generator U2BRG XXh 01F9h UART2 Mathematical Structure U2BRG XXh				
01F7h UART2 Special Mode Register U2SMR X000000b 01F8h UART2 Transmit/Receive Mode Register U2MR 00h 01F9h UART2 Bit Rate Generator U2BRG XXh				
01F8h UART2 Transmit/Receive Mode Register U2MR 00h 01F9h UART2 Bit Rate Generator U2BRG XXh				
01F9h UART2 Bit Rate Generator U2BRG XXh		V		
01EAb YYb		0		
I OTEAP I VVb		UAR12 Bit Rate Generator	U2BRG	
	01FAh	UART2 Transmit Buffer Register	U2TB	XXh
U1FBn XXn				
01FCh UART2 Transmit/Receive Control Register 0 U2C0 00001000b				
01FDh UART2 Transmit/Receive Control Register 1 U2C1 00000010b		UART2 Transmit/Receive Control Register 1	U2C1	
01FEh UART2 Receive Buffer Register U2RB XXh		UABT2 Beceive Buffer Begister	U2BB	
01FFh 02HD XXh	01FFh			XXh

X: Undefined

NOTES:

These registers exist only in the 128-pin version.
 The S5TRF and S6TRF bits in the S3456TRR register are used in the 128-pin version.
 The blank areas are reserved and cannot be accessed by users.



Table 4.9 SFR Information (9)

Address	Register	Symbol	After Reset
0200h	CAN0 Message Control Register 0	COMCTLO	00h
0200h	CANO Message Control Register 1	COMCTL1	00h
0202h	CANO Message Control Register 2	C0MCTL2	00h
0203h	CANO Message Control Register 3	COMCTL3	00h
0203h	CANO Message Control Register 4	COMCTL4	00h
020411 0205h	CANO Message Control Register 5	COMCTL5	00h
0205h	CANO Message Control Register 6	COMCTL6	00h
020011 0207h	CANO Message Control Register 7	COMCTL7	00h
0207h 0208h	CANO Message Control Register 8	COMCTL8	00h
0208h	CANO Message Control Register 9	COMCTL9	00h
	CANO Message Control Register 10	COMCTL10	00h
020Ah	CANO Message Control Register 10	COMCTL10	00h
020Bh	CANO Message Control Register 12		
020Ch		COMCTL12	00h
020Dh	CANO Message Control Register 13	COMCTL13	00h
020Eh	CANO Message Control Register 14	COMCTL14	00h
020Fh	CAN0 Message Control Register 15	C0MCTL15	00h
0210h	CAN0 Control Register	C0CTLR -	X000001b
0211h		0001211	XX0X0000b
0212h	CAN0 Status Register	COSTR -	00h
0213h		00011	X000001b
0214h	CAN0 Slot Status Register	COSSTR -	00h
0215h	CANO SIOL STATUS REGISTER	CUSSIN	00h
0216h	CANG Interrupt Constant Desciptor	00105	00h
0217h	CAN0 Interrupt Control Register	COICR -	00h
0218h			00h
0219h	CAN0 Extended ID Register	C0IDR -	00h
021Ah			XXh
021An	CAN0 Configuration Register	C0CONR -	XXh
021Dh	CAN0 Receive Error Count Register	CORECR	00h
0210h	CANO Transmit Error Count Register	COTECR	00h
021Dh	OANO Hanshin Enor Oount Hegister	OULON	00h
021En	CAN0 Time Stamp Register	COTSR -	00h
	CAN1 Message Control Register 0		00h
0220h		C1MCTL0	
0221h	CAN1 Message Control Register 1	C1MCTL1	00h
0222h	CAN1 Message Control Register 2	C1MCTL2	00h
0223h	CAN1 Message Control Register 3	C1MCTL3	00h
0224h	CAN1 Message Control Register 4	C1MCTL4	00h
0225h	CAN1 Message Control Register 5	C1MCTL5	00h
0226h	CAN1 Message Control Register 6	C1MCTL6	00h
0227h	CAN1 Message Control Register 7	C1MCTL7	00h
0228h	CAN1 Message Control Register 8	C1MCTL8	00h
0229h	CAN1 Message Control Register 9	C1MCTL9	00h
022Ah	CAN1 Message Control Register 10	C1MCTL10	00h
022Bh	CAN1 Message Control Register 11	C1MCTL11	00h
022Ch	CAN1 Message Control Register 12	C1MCTL12	00h
022Dh	CAN1 Message Control Register 13	C1MCTL13	00h
022Eh	CAN1 Message Control Register 14	C1MCTL14	00h
022Fh	CAN1 Message Control Register 15	C1MCTL15	00h
0230h			X000001b
0231h	CAN1 Control Register	C1CTLR -	XX0X0000b
0232h	OANH Older Desider	01070	00h
0233h	CAN1 Status Register	C1STR -	X000001b
0234h			00h
0235h	CAN1 Slot Status Register	C1SSTR -	00h
0236h			00h
0230h	CAN1 Interrupt Control Register	C1ICR	00h
0238h			00h
0238h	CAN1 Extended ID Register	C1IDR	00h
			XXh
023Ah	CAN1 Configuration Register	C1CONR	
023Bh		010500	XXh
023Ch	CAN1 Receive Error Count Register	C1RECR	00h
023Dh	CAN1 Transmit Error Count Register	C1TECR	00h
023Eh	CAN1 Time Stamp Register	C1TSR -	<u>00h</u>
023Fh	r - U		00h



Table 4.10 SFR Information (10)

Address	Register	Symbol	After Reset
0240h			
0241h			
0242h	CAN0 Acceptance Filter Support Register	COAFS	XXh
0243h		00/11 0	XXh
0244h	CAN1 Acceptance Filter Support Register	C1AFS	XXh
0245h			XXh
0246h 0247h			
0247h 0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h 0253h			
0253h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch 025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	00h
025Fh	CAN0/1 Clock Select Register	CCLKR	00h
0260h			XXh
0261h			XXh
0262h	CAN1 Message Box 0: Identifier / DLC		XXh
0263h			XXh
0264h			XXh
0265h			XXh XXh
0266h 0267h			XXh
0268h			XXh
0269h	CANIT Massage Day & Date Field		XXh
026Ah	CAN1 Message Box 0: Data Field		XXh
026Bh			XXh
026Ch			XXh
026Dh			XXh
026Eh	CAN1 Message Box 0:Time Stamp		XXh
026Fh			XXh
0270h 0271h			XXh XXh
0271h 0272h			XXh
0272h	CAN1 Message Box 1: Identifier / DLC		XXh
0274h			XXh
0275h			XXh
0276h			XXh
0277h			XXh
0278h			XXh
0279h	CAN1 Message Box 1: Data Field		XXh
027Ah 027Bh			XXh XXh
027Bn 027Ch			XXh
0270h			XXh
027Eh			XXh
027Fh	CAN1 Message Box 1:Time Stamp		XXh
X: Undefine			

NOTE:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.11 SFR Information (11)

Address	Register	Symbol	After Reset
0280h			XXh
0281h			XXh
0282h	CAN1 Message Box 2: Identifier / DLC		XXh
0283h			XXh
0284h			XXh
0285h			XXh
0286h			XXh
0287h			XXh XXh
0288h 0289h			XXh
028911 028Ah	CAN1 Message Box 2: Data Field		XXh
028Bh			XXh
028Ch			XXh
028Dh			XXh
028Eh	CANIT Massage Box 0: Time Stemp		XXh
028Fh	CAN1 Message Box 2: Time Stamp		XXh
0290h			XXh
0291h			XXh
0292h	CAN1 Message Box 3: Identifier / DLC		XXh
0293h			XXh
0294h			XXh
0295h			XXh
0296h			XXh
0297h			XXh XXh
0298h 0299h			XXh
02991 029Ah	CAN1 Message Box 3: Data Field		XXh
029An			XXh
029Ch			XXh
029Dh			XXh
029Eh	CANIT Measure Day Or Time Chame		XXh
029Fh	CAN1 Message Box 3: Time Stamp		XXh
02A0h			XXh
02A1h			XXh
02A2h	CAN1 Message Box 4: Identifier / DLC		XXh
02A3h			XXh
02A4h			XXh
02A5h			XXh
02A6h 02A7h			XXh XXh
02A711 02A8h			XXh
02A0h			XXh
02A3h	CAN1 Message Box 4: Data Field		XXh
02ABh			XXh
02ACh			XXh
02ADh			XXh
02AEh	CAN1 Message Box 4: Time Stamp		XXh
02AFh	University but 4. Time Stamp		XXh
02B0h			XXh
02B1h			XXh
02B2h	CAN1 Message Box 5: Identifier / DLC		XXh
02B3h			XXh
02B4h	-		XXh XXh
02B5h 02B6h			XXh
02B6h 02B7h			XXh
02B711 02B8h			XXh
02B9h			XXh
02BAh	CAN1 Message Box 5: Data Field		XXh
02BBh			XXh
02BCh			XXh
02BDh			XXh
02BEh	CAN1 Message Box 5: Time Stamp		XXh
02BFh	or we woodge box of time oramp		XXh
X: Undofin			



Table 4.12 SFR Information (12)

Address	Register	Symbol	After Reset
02C0h	···· 5·····		XXh
02C1h			XXh
02C2h	CAN1 Message Box 6: Identifier / DLC		XXh
02C3h			XXh
02C4h			XXh
02C5h			XXh XXh
02C6h 02C7h			XXn XXh
02C7h 02C8h			XXh
02C9h	CANIA Massage Day & Data Field		XXh
02CAh	CAN1 Message Box 6: Data Field		XXh
02CBh			XXh
02CCh			XXh
02CDh			XXh
02CEh	CAN1 Message Box 6: Time Stamp		XXh
02CFh	- · ·		XXh XXh
02D0h 02D1h			XXn XXh
02D1h 02D2h			XXh
02D2h	CAN1 Message Box 7: Identifier / DLC		XXh
02D4h			XXh
02D5h			XXh
02D6h			XXh
02D7h			XXh
02D8h			XXh
02D9h	CAN1 Message Box 7: Data Field		XXh XXh
02DAh 02DBh			XXn XXh
02DBh 02DCh			XXII
02DDh			XXh
02DEh	CANIT Magazara Day 7: Tima Stamp		XXh
02DFh	CAN1 Message Box 7: Time Stamp		XXh
02E0h			XXh
02E1h			XXh
02E2h	CAN1 Message Box 8: Identifier / DLC		XXh
02E3h	J		XXh
02E4h 02E5h			XXh XXh
02E5h 02E6h			XXn XXh
02E011 02E7h			XXh
02E7h			XXh
02E9h	CAN1 Magazara Pay 8: Data Field		XXh
02EAh	CAN1 Message Box 8: Data Field		XXh
02EBh			XXh
02ECh			XXh
02EDh			XXh
02EEh	CAN1 Message Box 8: Time Stamp		XXh XXh
02EFh			
02F0h 02F1h			XXh XXh
02F2h			XXh
02F3h	CAN1 Message Box 9: Identifier / DLC		XXh
02F4h			XXh
02F5h			XXh
02F6h			XXh
02F7h			XXh
02F8h			XXh
02F9h	CAN1 Message Box 9: Data Field		XXh XXh
02FAh 02FBh			XXn XXh
02FBh 02FCh			XXh
02FDh			XXh
02FEh	CANIA Massage Day & Time Champ		XXh
02FFh	CAN1 Message Box 9: Time Stamp		XXh
X. Undefine			



Table 4.13 SFR Information (13)

Address	Register	Symbol	After Reset
0300h			XXh
0301h			XXh
0302h	CAN1 Message Box 10: Identifier / DLC		XXh
0303h			XXh
0304h			XXh
0305h 0306h			XXh XXh
0306h 0307h			XXh
0308h			XXh
0309h	CANIA Massage Day 10: Data Field		XXh
030Ah	CAN1 Message Box 10: Data Field		XXh
030Bh			XXh
030Ch			XXh
030Dh			XXh
030Eh	CAN1 Message Box 10: Time Stamp		XXh XXh
030Fh 0310h			XXh
0311h			XXh
0312h	OANIA Maaraa Baarada Islaalifi aa / DLO		XXh
0313h	CAN1 Message Box 11: Identifier / DLC		XXh
0314h		1	XXh
0315h			XXh
0316h			XXh
0317h			XXh XXh
0318h			XXn XXh
0319h 031Ah	CAN1 Message Box 11: Data Field		XXh
031Bh			XXh
031Ch			XXh
031Dh			XXh
031Eh	CAN1 Message Box 11: Time Stamp		XXh
031Fh			XXh
0320h			XXh
0321h 0322h			XXh XXh
0322h 0323h	CAN1 Message Box 12: Identifier / DLC		XXh
0324h			XXh
0325h			XXh
0326h			XXh
0327h			XXh
0328h			XXh
0329h	CAN1 Message Box 12: Data Field		XXh
032Ah	-		XXh XXh
032Bh 032Ch			XXn XXh
032Dh			XXh
032Eh	CANIT Measage Day 10: Time Stamp		XXh
032Fh	CAN1 Message Box 12: Time Stamp		XXh
0330h			XXh
0331h			XXh
0332h	CAN1 Message Box 13: Identifier / DLC	1	XXh
0333h	Ŭ,		XXh
0334h 0335h			XXh XXh
0335h 0336h		1	XXh
0337h			XXh
0338h			XXh
0339h	CAN1 Massage Box 13: Data Field		XXh
033Ah	CAN1 Message Box 13: Data Field		XXh
033Bh		1	XXh
033Ch			XXh
033Dh			XXh
033Eh	CAN1 Message Box 13: Time Stamp	1	XXh XXh
033Fh X: Undefine		1	



Table 4.14 SFR Information (14)

Address	Register	Symbol	After Reset
0340h			XXh
0341h			XXh
0342h	CAN1 Massage Box 14: Identifier / DLC		XXh
0343h	N1 Message Box 14: Time Stamp N1 Message Box 15: Identifier / DLC N1 Message Box 15: Data Field N1 Message Box 15: Time Stamp N1 Global Mask Register		XXh
0344h			XXh
0345h			XXh
0346h			XXh
0347h			XXh
0348h			XXh
0349h	CAN1 Message Box 14: Data Field		XXh
034Ah	0		XXh
034Bh			XXh
034Ch			XXh XXh
034Dh			XXh
034Eh	CAN1 Message Box 14: Time Stamp		XXh
034Fh 0350h			XXh
0351h			XXh
0352h			XXh
0353h	CAN1 Message Box 15: Identifier / DLC		XXh
0354h			XXh
0355h			XXh
0356h			XXh
0357h			XXh
0358h			XXh
0359h	CANIA Maaaana Day 15: Data Field		XXh
035Ah	CANT Message Box 15: Data Field		XXh
035Bh			XXh
035Ch			XXh
035Dh			XXh
035Eh	CAN1 Message Box 15: Time Stamp		XXh
035Fh			XXh
0360h			XXh
0361h			XXh
0362h	CAN1 Global Mask Register	C1GMR -	XXh
0363h			XXh
0364h			XXh
0365h			XXh
0366h			XXh XXh
0367h 0368h			XXh
0369h	CAN1 Local Mask A Register	C1LMAR	XXh
036Ah			XXh
036Bh			XXh
036Ch			XXh
036Dh			XXh
036Eh			XXh
036Fh	CAN1 Local Mask B Register	C1LMBR	XXh
0370h			XXh
0371h			XXh
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			
0379h			
037Ah			
037Bh			
037Ch			
037Dh			
037Eh			
037Fh			

X: Undefined

NOTE:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.15 SFR Information (15)

Address	Register	Symbol	After Reset
0380h	Count Start Flag	TABSR	00h
0381h	Clock Prescaler Reset Flag	CPSRF	0XXXXXXb
0382h	One-Shot Start Flag	ONSF	00h
0383h	Trigger Select Register	TRGSR	00h
0384h	Up/Down Flag	UDF	00h (1)
0385h			
0386h	Timer A0 Register	тао	XXh
0387h		TA0	XXh
0388h	Timer A1 Beginter	TAA	XXh
0389h	Timer A1 Register	TA1	XXh
038Ah	Timer AO Begister	TAO	XXh
038Bh	Timer A2 Register	TA2	XXh
038Ch	Timer A2 Beginter	TAO	XXh
038Dh	Timer A3 Register	TA3	XXh
038Eh	Timer A4 Decister	TA 4	XXh
038Fh	Timer A4 Register	TA4	XXh
0390h	Timer B0 Begister	TDO	XXh
0391h	Timer B0 Register	TB0	XXh
0392h	Timer D1 Deviator	TD (XXh
0393h	Timer B1 Register	TB1	XXh
0394h	Times P0 Desister	700	XXh
0395h	Timer B2 Register	TB2	XXh
0396h	Timer A0 Mode Register	TA0MR	00h
0397h	Timer A1 Mode Register	TA1MR	00h
0398h	Timer A2 Mode Register	TA2MR	00h
0399h	Timer A3 Mode Register	TA3MR	00h
039Ah	Timer A4 Mode Register	TA4MR	00h
039Bh	Timer B0 Mode Register	TB0MR	00XX0000b
039Ch	Timer B1 Mode Register	TB1MR	00XX0000b
039Dh	Timer B2 Mode Register	TB2MR	00XX0000b
039Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
039Fh		IBLOO	70000000
03A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
03A01	UARTO Bit Rate Generator	U0BRG	XXh
03A2h			XXh
03A3h	UART0 Transmit Buffer Register	U0TB	XXh
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
03A411	UARTO Transmit/Receive Control Register 1	U0C1	00XX0010b
03A6h			XXh
03A01	UART0 Receive Buffer Register	U0RB	XXh
03A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
03A9h	UART1 Bit Rate Generator	U1BRG	XXh
03A9h			XXh
03ABh	UART1 Transmit Buffer Register	U1TB	XXh
03ABh 03ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
03ACh 03ADh	UART1 Transmit/Receive Control Register 0	U1C1	00XX0010b
03ADh 03AEh			XXh
03AEh 03AFh	UART1 Receive Buffer Register	U1RB	XXII XXh
03AFn 03B0h	UART Transmit/Receive Control Register 2	UCON	X000000b
03B01		00011	7000000
03B1h 03B2h			
03B2h 03B3h			
03B4h			
03B5h			
03B6h			
03B7h	DMA0 Request Cause Select Register	DMOSI	005
03B8h		DM0SL	00h
03B9h	DMA1 Deguast Course Select Degister	DM10	001
03BAh	DMA1 Request Cause Select Register	DM1SL	00h
03BBh			100
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			
X: Undefin	be designed and the second		

X: Undefined

NOTES:

The TA2P to TA4P bits in the UDF register are set to "0" after reset. However, the contents in these bits are indeterminate when read.
 The blank areas are reserved and cannot be accessed by users.



Table 4.16 SFR Information (16)

Addroop	Pagiatar	Symbol	After Reset
Address	Register	Symbol	XXh
03C0h 03C1h	A/D Register 0	AD0	XXh
03C1h			XXh
03C2h	A/D Register 1	AD1	XXh
03C3n 03C4h			XXh
03C4n 03C5h	A/D Register 2	AD2	XXh
03C5h			XXh
	A/D Register 3	AD3	XXh
03C7h	-		XXh
03C8h	A/D Register 4	AD4	XXh
03C9h	-		XXh
03CAh	A/D Register 5	AD5	XXh
03CBh	-		XXh
03CCh	A/D Register 6	AD6	XXh
03CDh			XXh
03CEh 03CFh	A/D Register 7	AD7	XXh
03D0h			
03D0n 03D1h			
03D2h			
03D3h 03D4h	A/D Control Register 2	ADCON2	00h
03D4h 03D5h	Dourino negisiei 2	ADOONZ	0011
	A/D Control Register 0	ADCON0	00000XXXb
03D6h	A/D Control Register 0	ADCONU ADCON1	00000XXXb 00h
03D7h	D/A Register 0	-	
03D8h	D/A Register 0	DA0	00h
03D9h	D/A Register 1	DA1	00h
03DAh	D/A Register I	DAT	UUN
03DBh	D/A Control Desister	DACON	00h
03DCh	D/A Control Register	DACON	00h
03DDh		D011	
03DEh	Port P14 Control Register ⁽¹⁾	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 (1)	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X0000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register ⁽¹⁾	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register ⁽¹⁾	PD11	00h
03F8h	Port P12 Register (1)	P12	XXh
03F9h	Port P13 Register ⁽¹⁾	P13	XXh
03FAh	Port P12 Direction Register ⁽¹⁾	PD12	00h
03FBh	Port P13 Direction Register ⁽¹⁾	PD13	00h
03FCh	Pull-up Control Register 0	PUR0	00h
03FDh	Pull-up Control Register 1	PUR1	00000000b ⁽¹⁾ 00000010b
03FEh	Pull-up Control Register 2	PUR2	00h
03FFh	Port Control Register	PCR	00h
00111			3000

X: Undefined

NOTES:

1. At hardware reset, the register is as follows:

"00000000b" where "L" is input to the CNVSS pin

"00000010b" where "H" is input to the CNVSS pin (CNVSS pin = H is not available in T/V-ver..)

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows: "00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode) "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode) * Not available memory expansion and microprocessor modes in T/V-ver...

2. These registers exist only in the128-pin version.

3. The blank areas are reserved and cannot be accessed by users.



5. Reset

Hardware reset, software reset, watchdog timer reset and oscillation stop detection reset are available to reset the microcomputer.

5.1 Hardware Reset

The microcomputer resets pins, the CPU and SFR by setting the RESET pin. If the supply voltage meets the recommended operating conditions, the microcomputer resets all pins when an "L" signal is applied to the RESET pin (see **Table 5.1 Pin Status When RESET Pin Level is** "L"). The oscillation circuit is also reset and the main clock starts oscillation. The microcomputer resets the CPU and SFR when the signal applied to the RESET pin changes low ("L") to high ("H"). The microcomputer executes the program in an address indicated by the reset vector. The internal RAM is not reset. When an "L" signal is applied to the RESET pin while writing data to the internal RAM, the internal RAM is in an indeterminate state. Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows a reset sequence. Table 5.1 lists pin

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows a reset sequence. Table 5.1 lists pin states while the $\overline{\text{RESET}}$ pin is held low ("L").

5.1.1 Reset on a Stable Supply Voltage

- (1) Apply "L" to the RESET pin
- (2) Apply 20 or more clock cycles to the XIN pin
- (3) Apply "H" to the RESET pin

5.1.2 Power-on Reset

- (1) Apply "L" to the RESET pin
- (2) Raise the supply voltage to the recommended operating level
- (3) Insert td(P-R) ms as wait time for the internal voltage to stabilize
- (4) Apply 20 or more clock cycles to the XIN pin
- (5) Apply "H" to the $\overline{\text{RESET}}$ pin




Figure 5.1 Example Reset Circuit



VCC	
RESETBCLK 28cycle	35
BCLK	
Microprocessor mode BYTE = H $^{(1)}$	Content of reset vector
Address	FFFFCh FFFFDh FFFFEh
RD	
WR	
CS0	
Microprocessor mode BYTE = L ⁽¹⁾	Content of reset vector
Address	FFFFCh FFFFEh ()
RD	
WR	
CS0	
Single-chip mode	FFFCh Content of reset vector
Address	— () FFFFEh) ()
NOTE: 1. Not available in T/V-ver.	

Figure 5.2 Reset Sequence

Table 5.1	Pin Status	When	RESET	Pin	Level is	"L"

		Status		
Pin Name	CNVSS = VSS	CNVSS	VSS = VCC ⁽¹⁾	
	011135 = 135	BYTE = VSS	BYTE = VCC	
P0	Input port	Data input	Data input	
P1	Input port	Data input	Input port	
P2, P3, P4_0 to P4_3	Input port	Address output (undefined)	Address output (undefined)	
P4_4	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)	
P4_5 to P4_7	Input port	Input port (Pulled high)	Input port (Pulled high)	
P5_0	Input port	WR output ("H" is output)	WR output ("H" is output)	
P5_1	Input port	BHE output (undefined)	BHE output (undefined)	
P5_2	Input port	RD output ("H" is output)	RD output ("H" is output)	
P5_3	Input port	BCLK output	BCLK output	
P5_4	Input port	HLDA output	HLDA output	
		(The output value depends on	(The output value depends on	
		the input to the HOLD pin)	the input to the HOLD pin)	
P5_5	Input port	HOLD input	HOLD input	
P5_6	Input port	ALE output ("L" is output)	ALE output ("L" is output)	
P5_7	Input port	RDY input	RDY input	
P6, P7, P8_0 to P8_4,	Input port	Input port	Input port	
P8_6, P8_7, P9, P10				
P11, P12, P13,	Input port	Input port	Input port	
P14_0, P14_1 ⁽²⁾				

NOTES:

- Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on. When CNVSS = VCC, the pin state is indeterminate until the internal power supply voltage stabilizes.
 * CNVSS = VCC is not available in T/V-ver..
- 2. P11, P12, P13, P14_0 and P14_1 pins are only in the 128-pin version.

RENESAS

5.2 Software Reset

The microcomputer resets pins, the CPU and SFR when the PM03 bit in the PM0 register is set to "1" (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector. Set the PM03 bit to "1" while the main clock is selected as the CPU clock and the main clock oscillation is stable. In the software reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details.

Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.3 Watchdog Timer Reset

The microcomputer resets pins, the CPU and SFR when the PM12 bit in the PM1 register is set to "1" (reset when watchdog timer underflows) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector.

In the watchdog timer reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details.

Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.4 Oscillation Stop Detection Reset


The microcomputer resets and stops pins, the CPU and SFR when the CM27 bit in the CM2 register is "0" (reset at oscillation stop, re-oscillation detection), if it detects main clock oscillation circuit stop. Refer to **8.5 Oscillation Stop and Re-Oscillation Detection Function** for details.

In the oscillation stop detection reset, the microcomputer does not reset a part of the SFR. Refer to **4. Special Function Register (SFR)** for details.

Processor mode remains unchanged since the PM01 to PM00 bits in the PM0 register are not reset.

5.5 Internal Space

Figure 5.3 shows CPU register status after reset. Refer to **4. Special Function Register (SFR)** for SFR states after reset.





RENESAS

6. Processor Mode

Note

6. Processor Mode explains as an example of a Normal-ver..

T/V-ver. is available single-chip mode only. Not available memory expansion mode and microprocessor mode.

6.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. (Not available memory expansion and microprocessor modes in T/V-ver..) Table 6.1 shows the features of these processor modes.

Table 6.1 Features of Processor Modes

Processor Mode	Access Space	Pins Which are Assigned I/O Ports
Single-chip Mode SFR, internal RAM, internal ROM		All pins are I/O ports or
		peripheral function I/O pins
Memory Expansion Mode (2)	SFR, internal RAM, internal ROM,	Some pins serve as bus control pins ⁽¹⁾
	external area (1)	
Microprocessor Mode (2)	SFR, internal RAM, external area ⁽¹⁾	Some pins serve as bus control pins ⁽¹⁾

NOTES:

1. Refer to 7. Bus.

2. Not available in T/V-ver..



6.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin and the PM01 to PM00 bits in the PM0 register. Table 6.2 shows the processor mode after hardware reset. Table 6.3 shows the PM01 to PM00 bits set values and processor modes.

Table 6.2 Processor Mode After Hardware Reset

CNVSS Pin Input Level	Processor Mode
VSS	Single-chip mode
VCC ^{(1) (2) (3)}	Microprocessor mode

NOTES:

- 1. If the microcomputer is reset in hardware by applying VCC to the CNVSS pin, the internal ROM cannot be accessed regardless of PM01 to PM00 bits.
- 2. The multiplexed bus cannot be assigned to the entire \overline{CS} space.
- 3. Not available in T/V-ver.. Do not set a value.

Table 6.3 PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM 00 Bits	Processor Mode	
00b	Single-chip mode	
01b ⁽¹⁾	Memory expansion mode	
10b	Do not set a value	
11b ⁽¹⁾	Microprocessor mode	

NOTE:

1. Not available in T/V-ver.. Do not set a value.

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVSS pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "01b" (memory expansion mode) or "11b" (microprocessor mode) ⁽¹⁾ at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

NOTE:

1. Not available memory expansion and mocroprocessor modes in T/V-ver..

If the microcomputer is reset in hardware by applying VCC to the CNVSS pin (hardware reset), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 6.1 and 6.2 show the processor mode related registers. Figure 6.3 shows the memory map in single-chip mode. Figures 6.4 to 6.7 show the memory map and \overline{CS} area in memory expansion mode and microprocessor mode (Normal-ver. only).



Processor Mode Regi	ster 0 ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b	Symbol PM0	Address 0004h	After reset ⁽²⁾ 00000000b (CNVSS pin = L) 00000011b (CNVSS pin = H) ⁽⁵⁾	
	Bit symbol	Bit name	Function	RW
	PM00	Processor Mode Bit ⁽²⁾	0 0 : Single-chip mode 0 1 : Memory expansion mode ⁽⁵⁾	RW
	PM01		1 0 : Do not set a value 1 1 : Microprocessor mode ⁽⁵⁾	RW
	PM02	R/W Mode Select Bit (3)	0 : <u>RD, BHE, WR</u> 1 : RD, WRH, WRL	RW
	PM03	Software Reset Bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0"	RW
	PM04	Multiplexed Bus Space	0 0 : Multiplexed bus is unused (Separate bus in the entire CS space)	RW
	PM05	Select Bit ⁽³⁾	0 1 : Allocated to <u>CS2</u> space 1 0 : Allocated to <u>CS1</u> space 1 1 : Allocated to the entire <u>CS</u> space ⁽⁴⁾	RW
	PM06	Port P4_0 to P4_3 Function Select Bit ⁽³⁾⁾	0 : Address output 1 : Port function (Address is not output)	RW
	PM07	BCLK Output Disable Bit ⁽³⁾	0 : BCLK is output 1 : BCLK is not output (Pin is left high-impedance)	RW

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).

2. The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. * Effective in memory expansion and microprocessor modes (= Normal-ver.)

Effective when the PM01 to PM00 bits are set to "01b" (memory expansion mode) or "11b" (microprocessor mode).
 * Not available memory expansion and microprocessor modes in T/V-ver.. These bits are reserved bit in T/V-ver., and set to "0".

4. To set the PM01 to PM00 bits are "01b" and the PM05 to PM04 bits are "11b" (multiplexed bus assigned to the entire CS space), apply an "H" signal to the BYTE pin (external data bus is 8-bit width). While the CNVSS pin is held "H" (VCC), do not rewrite the PM05 to PM04 bits to "11b" after reset. If the PM05 to PM04 bits are reset to "11b" during memory expansion mode, P3, 1 to P3, 2 and P4, 0 to P4, 3

- If the PM05 to PM04 bits are set to "11b" during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- * Not available memory expansion and microprocessor modes in T/V-ver..
- 5. Not available in T/V-ver.. Do not set a value.

Figure 6.1 PM0 Register



Processor Mode Reg	ister 1 ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol PM1	Address 0005h	After reset 00001000b	
	Bit symbol	Bit name	Function	RW
	PM10	CS2 Area Switch Bit (Data Block Enable Bit) ⁽²⁾	0 : 08000h to 26FFFh (Block A disable) 1 : 10000h to 26FFFh (Block A enable)	RW
	PM11	Port P3_7 to P3_4 Function Select Bit $^{(3)}$	0 : Address output 1 : Port function	RW
	PM12	Watchdog Timer Function Select Bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset ⁽⁴⁾	RW
	PM13	Internal Reserved Area Expansion Bit ⁽⁵⁾	See NOTE 7	RW
	_ (b6-b4)	Reserved Bit	Set to "0"	RW
	PM17	Wait Bit ⁽⁶⁾	0 : No wait state 1 : With wait state (1 wait)	RW

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).

2. For the mask ROM version, this bit must be set to "0".

For the flash memory version, the PM10 bit also controls block A by enabling or disabling it. When the PM10 bit is set to "1", 0F000h to 0FFFFh (block A) can be used as internal ROM area.

In addition, the PM10 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode).

- Effective when the PM01 to PM00 bits are set to "01b" (memory expansion mode) or "11b" (microprocessor mode).
 * Not available memory expansion and microprocessor modes in T/V-ver.. This bit is reserved bit in T/V-ver., and set to "0".
- 4. The PM12 bit is set to "1" by writing a "1" in a program. (Writing a "0" has no effect.)
- 5. Be sure to set this bit to "0" except for products with internal ROM area over 192 Kbytes.
- The PM13 bit is automatically set to "1" when the FMR01 bit in the FMR0 register is "1" (CPU rewrite mode). 6. When the PM17 bit is set to "1" (with wait state), one wait state is inserted when accessing the internal RAM or internal ROM.


When the PM17 bit is set to "1" and accesses an external area, set the CSiW bit (i = 0 to 3) in the CSR register to "0" (with wait state).

7. The access area is changed by the PM13 bit as listed in the table below.

Access	s area	PM13 = 0	PM13 = 1
RAM		Up to addresses 00400h to 03FFFh (15 Kbytes)	The entire area is usable
Internal	ROM	Up to addresses D0000h to FFFFFh (192 Kbytes)	The entire area is usable
		Addresses 04000h to 07FFFh are usable	Addresses 04000h to 07FFFh are reserved
External		Addresses 80000h to CFFFFh are usable	Addresses 80000h to CFFFFh are reserved
			(Memory expansion mode)

Figure 6.2 PM1 Register












Figure 6.4 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (1)




Figure 6.5 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (2)






Figure 6.6 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (3)




Figure 6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (4)

RENESAS

7. Bus

Note

7. Bus explains as an example of a Normal-ver..

Not available the bus control pins in T/V-ver..

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, RD, $\overline{WRL}/\overline{WR}$, $\overline{WRH}/\overline{BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

7.1 Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

7.1.1 Separate Bus

In this bus mode, data and address are separate.

7.1.2 Multiplexed Bus

In this bus mode, data and address are multiplexed.

7.1.2.1 When the input level on BYTE pin is high (8-bit data bus)

D0 to D7 and A0 to A7 are multiplexed.

7.1.2.2 When the input level on BYTE pin is low (16-bit data bus)

D0 to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15. External devices connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Table 7.1 shows the difference between a separate bus and multiplexed bus.

Pin Name ⁽¹⁾	Soporata Rua	Separate Bus Multiple	
FILINAIIIE	Separate bus	BYTE = H	BYTE = L
P0_0 to P0_7/D0 to D7	X D0 to D7	(NOTE 2)	(NOTE 2)
P1_0 to P1_7/D8 to D15	D8 to D15	I/O Port P1_0 to P1_7	(NOTE 2)
P2_0/A0(/D0/-)	X A0 X	X A0 X D0 X	X A0 X
P2_1 to P2_7/A1 to A7 (/D1 to D7/D0 to D6)	A1 to A7	A1 to A7 D1 to D7	XA1 to A7 D0 to D6
P3_0/A8(/-/D7)	X A8 X	X A8 X	X A8 X D7 X

NOTES :

1. See Table 7.6 Pin Functions for Each Processor Mode for bus control signals other than the above.

2. It changes with a setup of PM05 to PM04, and area to access. See **Table 7.6 Pin Functions for Each Processor Mode** for details.



The following describes the signals needed for accessing external devices and the functionality of software wait.

7.2.1 Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 7.2 shows the PM06 and PM11 bits set values and address bus widths.

When processor mode is changed from single-chip mode to memory expansion mode, the address bus is indeterminate until any external area is accessed.

Table 7.2 PM06 and PM11 Bits Set Value and Address Bus Width

Set Value (1)	Pin Function	Address Bus Width
PM11 = 1	P3 4 to P3 7	12 bits
PM06 = 1	P4 0 to P4 3	
PM11 = 0	A12 to A15	16 bits
PM06 = 1	P4_0 to P4_3	-
PM11 = 0	A12 to A15	20 bits
PM06 = 0	A16 to A19	
	•	· · ·

NOTE:

1. No values other than those shown above can be set.

7.2.2 Data Bus

When input on the BYTE pin is high (data bus is an 8-bit width), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low (data bus is a 16-bit width), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

7.2.3 Chip Select Signal

The chip select (hereafter referred to as the \overline{CS}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register.

Figure 7.1 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin.

Figure 7.2 shows the example of address bus and $\overline{\text{CSi}}$ signal output.

b7 b6 b5 b4	b3 b2 b1 b0	Symbol CSR	Address 0008h	After Reset 00000001b	
		Bit Symbol	Bit Name	Function	RW
		CS0	CS0 Output Enable Bit	0 : Chip select output disabled	RW
		CS1	CS1 Output Enable Bit	(functions as I/O port)	RW
		CS2	CS2 Output Enable Bit	1 : Chip select output enabled	RW
		CS3	CS3 Output Enable Bit		RW
-		CS0W	CS0 Wait Bit	0 : With wait state	RW
			CS1 Wait Bit	1 : Without wait state (1) (2) (3)	RW
			CS2 Wait Bit	7	RW
		CS3W	CS3 Wait Bit	7	RW

1. Where the RDY signal is used in the area indicated by CSi (i = 0 to 3) or the multiplexed bus is used, set the CSiW bit to "0" (Wait state).

2. If the PM17 bit in the PM1 register is set to "1" (with wait state), set the CSiW bit to "0" (with wait state).

3. When the CSiW bit = 0 (with wait state), the number of wait states (in terms of clock cycles) can be selected using the CSEi1W to CSEi0W bits in the CSE register.

4. Not available this register in T/V-ver..


Figure 7.1 CSR Register



Example 1

To access the external area indicated by $\overline{\text{CSj}}$ in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$.


The address bus and the chip select signal both change state between these two cycles.



Example 2

To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$.


The chip select signal changes state but the address bus does not change state.



Example 3

To access the external area indicated by \overline{CSi} in the next cycle after accessing the external area indicated by the same \overline{CSi} .


The address bus changes state but the chip select signal does not change state.



Example 4

Not to access any area (nor instruction prefetch generated) in the next cycle after accessing the external area indicated by $\overline{\text{CSi.}}$

Neither the address bus nor the chip select signal changes state between these two cycles.



1. These examples show the address bus and chip select signal when accessing areas in two successive cycles. The chip select bus cycle may be extended more than two cycles depending on a combination of these examples.

Shown above is the case where separate bus is selected and the area is accessed for read without wait states. i = 0 to 3, j = 0 to 3 (not including i, however)

Figure 7.2 Example of Address Bus and CSi Signal Output

7.2.4 Read and Write Signals

When the data bus is 16-bit width, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{WR} and \overline{BHE} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8-bit width, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 7.3 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 7.4 shows the operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Data Bus Width	RD	WRL	WRH	Status of External Data Bus			
16 Bits	L	Н	Н	Read data			
(BYTE pin	Н	L	Н	Write 1 byte of data to an even address			
input = L)	Н	Н	L	Write 1 byte of data to an odd address			
	Н	L	L	Write data to both even and odd addresses			

Table 7.3 Operation of RD, WRL and WRH Signals

Table 7.4 Operation of RD, WR and BHE Signals

		,	<u> </u>		
Data Bus Width	RD	WR	BHE	A0	Status of External Data Bus
16 Bits	Н	L	L	Н	Write 1 byte of data to an odd address
(BYTE pin	L	Н	L	Н	Read 1 byte of data from an odd address
input = L)	Н	L	Н	L	Write 1 byte of data to an even address
	L	Н	Н	L	Read 1 byte of data from an even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8 Bits	Н	L	Not used	H to L	Write 1 byte of data
(BYTE pin input = H)	L	Н	Not used	H to L	Read 1 byte of data

7.2.5 ALE Signal

The ALE signal latches the address when accessing the multiplexed bus space. Latch the address when the ALE signal falls. Figure 7.3 shows the ALE signal, address bus and data bus.

When BYTE pin input = H	When BYTE pin input = L
ALE	ALE
A0/D0 to A7/D7 Address Data	A0 Address
A8 to A19 Address ⁽¹⁾	A1/D0 to A8/D7
	A9 to A19 Address
NOTE: 1. If the entire \overline{CS} space is assigned a multiplexed bus	, these pins function as I/O ports.

Figure 7.3 ALE Signal, Address Bus, Data Bus



7.2.6 RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{RD}}$, $\overline{\text{WRL}}$, $\overline{\text{WRH}}$, $\overline{\text{WR}}$, $\overline{\text{BHE}}$, ALE, $\overline{\text{HLDA}}$

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 7.4 shows example in which the wait state was inserted into the read cycle by the $\overline{\text{RDY}}$ signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, the $\overline{\text{RDY}}$ pin must be pulled-up.




Figure 7.4 Example in which Wait State was Inserted into Read Cycle by RDY Signal

7.2.7 HOLD Signal

This signal is used to transfer control of the bus from CPU or DMAC to an external circuit. When the input on \overline{HOLD} pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in a hold state while the \overline{HOLD} pin is held low, during which time the \overline{HLDA} pin outputs a low-level signal.

Table 7.5 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence (see **Figure 7.5 Bus-using Priorities**). However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

\overline{HOLD} > DMAC > CPU

Figure 7.5 Bus-using Priorities

Table 7.5 Microcomputer Status in Hold State

It	em	Status
BCLK		Output
A0 to A19, D0 to D15, CS0 to	CS3, RD, WRL, WRH,	High-impedance
WR, BHE		
I/O Ports	P0, P1, P3, P4 ⁽¹⁾	High-impedance
P6 to P10		Maintains status when hold signal is received
HLDA		Output "L"
Internal Peripheral Circuits		ON (but watchdog timer stops ⁽²⁾)
ALE Signal		Undefined

NOTES:

- 1. When I/O port function is selected.
- 2. The watchdog timer does not stop when the PM22 bit in the PM2 register is set to "1" (the count source for the watchdog timer is the on-chip oscillator clock).

7.2.8 BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to **8.2 CPU Clock and Peripheral Function Clock**.

Table 7.6 shows the pin functions for each processor mode.



	sor Mode	Memory E		or Microproces	sor Mode	Memory Expansion Mode	
PM05 to F	PM04 Bits	OOb (concrete buc)		 01b (CS2 is for multiplexed bus and others are for separate bus) 10b (CS1 is for multiplexed bus and others are for separate bus) 		11b (multiplexed bus for the entire space) ⁽¹⁾	
Data Bus	Width	8 bits	16 bits	8 bits	16 bits	8 bits	
BYTE Pin	l	"H"	"L"	"H"	"L"	"H"	
P0_0 to P	P0_7	D0 to D7		D0 to D7 ⁽⁴⁾		I/O ports	
P1_0 to P	°1_7	I/O ports	D8 to D15	I/O ports	D8 to D15 (4)	I/O ports	
P2_0		A0		A0/D0 ⁽²⁾	A0	A0/D0	
P2_1 to P	2_7	A1 to A7		A1 to A7	A1 to A7	A1 to A7/D1 to D7	
				/D1 to D7 (2)	/D0 to D6 (2)		
P3_0		A8			A8/D7 ⁽²⁾	A8	
P3_1 to P	93_3	A9 to A11				I/O ports	
P3_4	PM11 = 0	A12 to A15				I/O ports	
to P3_7	PM11 = 1	I/O ports					
P4_0	PM06 = 0	A16 to A19	A16 to A19				
to P4_3	PM06 = 1	I/O ports					
P4_4	CS0 = 0	I/O ports	I/O ports				
	CS0 = 1	CS0					
P4_5	CS1 = 0	I/O ports					
	CS1 = 1	CS1					
P4_6	CS2 = 0	I/O ports					
	CS2 = 1	CS2					
P4_7	CS3 = 0	I/O ports					
	CS3 = 1	CS3					
P5_0	PM02 = 0	WR					
	PM02 = 1	_ (3)	WRL	- ⁽³⁾	WRL	_ (3)	
P5_1	PM02 = 0	BHE					
	PM02 = 1	_ (3)	WRH	_ (3)	WRH	_ ⁽³⁾	
P5_2		RD					
P5_3		BCLK					
P5_4		HLDA					
P5_5		HOLD					
P5_6		ALE					
P5_7		RDY					

Table 7.6 Pin Functions for Each Processor Mode

I/O ports: Function as I/O ports or peripheral function I/O pins.

NOTES:

- 1. For setting the PM01 to PM00 bits to "01b" (memory expansion mode) and the PM05 to PM04 bits to "11b" (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus is an 8-bit width). While the CNVSS pin is held "H" (VCC), do not rewrite the PM05 to PM04 bits to "11b" after reset. If the PM05 to PM04 bits are set to "11b" during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- 2. In separate bus mode, these pins serve as the address bus.
- 3. If the data bus is 8-bit width, make sure the PM02 bit is set to "0" (\overline{RD} , \overline{BHE} , \overline{WR}).
- 4. When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

RENESAS

7.2.9 External Bus Status When Internal Area Accessed

Table 7.7 shows the external bus status when the internal area is accessed.


Ite	Item SFR Accessed		Internal ROM, Internal RAM Accessed	
A0 to A19		Address output	Maintain status before accessed address	
			of external area or SFR	
D0 to D15	When read	High-impedance	High-impedance	
	When write	Output data	Undefined	
RD, WR, WRL, WRH		RD, WR, WRL, WRH output	Output "H"	
BHE		BHE output	Maintain status before accessed status of	
			external area or SFR	
CS0 to CS3		Output "H"	Output "H"	
ALE		Output "L"	Output "L"	

Table 7.7 External Bus Status When Internal Area Accessed

7.2.10 Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. See **Table 7.8 Bit and Bus Cycle Related to Software Wait** for details.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 7.6 shows the CSE register. Table 7.8 shows the software wait related bits and bus cycles. Figures 7.7 and 7.8 show the typical bus timings using software wait.



1. Set the CSiW bit (i = 0 to 3) in the CSR register to "0" (with wait state) before writing to the CSEi1W to CSEi0W bits. If the CSiW bit needs to be set to "1" (without wait state), set the CSEi1W to CSEi0W bits to "00b" before setting it.

2. Not available this register in T/V-ver..

Figure 7.6 CSE Register



Table 7.0 Software wait fielated bits and bus cycles							
Area	Bus Mode	PM2 Register PM20 Bit	PM1 Register PM17 Bit ⁽⁵⁾	CSR Register CS3W Bit ⁽¹⁾ CS2W Bit ⁽¹⁾ CS1W Bit ⁽¹⁾ CS0W Bit ⁽¹⁾	CSE Register CS31W to CS30W Bits CS21W to CS20W Bits CS11W to CS10W Bits CS01W to CS00W Bits	Software Wait	Bus Cycle
SFR	-	0	-	_	_	-	3 BCLK cycles (4)
	-	1	_	—	-	-	2 BCLK cycles (4)
Internal	-	_	0	-	-	No wait	1 BCLK cycle (3)
ROM, RAM	-	_	1	-	_	1 wait	2 BCLK cycles
External	Separate	_	0	1	00b	No wait	1 BCLK cycle (read)
Area	Bus						2 BCLK cycles (write)
		_	-	0	00b	1 wait	2 BCLK cycles (3)
		_	-	0	01b	2 waits	3 BCLK cycles
		_	-	0	10b	3 waits	4 BCLK cycles
		_	1	0	00b	1 wait	2 BCLK cycles
	Multiplexed	_	-	0	00b	1 wait	3 BCLK cycles
	Bus ⁽²⁾	_	_	0	01b	2 waits	3 BCLK cycles
		_	-	0	10b	3 waits	4 BCLK cycles
		-	1	0	00b	1 wait	3 BCLK cycles

Table 7.8 Software Wait Related Bits and Bus Cycles

NOTES:

- 1. To use the $\overline{\text{RDY}}$ signal, set this bit to "0".
- 2. To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).
- 3. After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "00h" (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait state, and all external areas are accessed with one wait state.
- 4. When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using PLL clock over 16 MHz, be sure to set the PM20 bit to "0" (2 wait cycles).
- 5. When the PM17 bit is set to "1" and access an external area, set the CSiW bits (i = 0 to 3) to "0" (with wait sate).






Figure 7.7 Typical Bus Timings Using Software Wait (1)




Figure 7.8 Typical Bus Timings Using Software Wait (2)

RENESAS

8. Clock Generating Circuit

8.1 Types of Clock Generating Circuit

Four circuits are incorporated to generate the system clock signal:

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 8.1 lists the clock generating circuit specifications. Figure 8.1 shows the clock generating circuit. Figures 8.2 to 8.8 show the clock-related registers.

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Use of Clock	 CPU clock source Peripheral function clock source 	 CPU clock source Clock source of Timer A, B 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	 CPU clock source Peripheral function clock source
Clock	0 to 16 MHz	32.768 kHz	About 1 MHz	16 MHz, 20 MHz,
Frequency				24 MHz ⁽¹⁾
Usable	 Ceramic oscillator 	 Crystal oscillator 	-	-
Oscillator	 Crystal oscillator 			
Pins to Connect	XIN, XOUT	XCIN, XCOUT	-	-
Oscillator				
Oscillation Stop and Re-Oscillation Detection Function	Available	Available	Available	Available
Oscillation Status After Reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input	-	-

Table 8.1 Clock Generating Circuit Specifications

NOTE:

1. 24 MHs is available Normal-ver. only.






Figure 8.1 Clock Generating Circuit

RENESAS

b6 b5 b4 b3	b2 b1 b0	Symbol CM0	Address 0006h	After Reset 01001000b	
		Bit Symbol	Bit Name	Function	RW
		CM00	Clock Output Function Select Bit	0 0 : I/O port P5_7 0 1 : fC output	RW
		CM01	(Valid only in single-chip mode)	1 0 : f8 output 1 1 : f32 output	RW
		CM02	WAIT Mode Peripheral Function Clock Stop Bit	 0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode ⁽²⁾ 	RW
		CM03	XCIN-XCOUT Drive Capacity Select Bit ⁽³⁾	0 : LOW 1 : HIGH	RW
		CM04	Port XC Select Bit (3)	0 : I/O port P8_6, P8_7 1 : XCIN-XCOUT generation function ⁽⁴⁾	RW
		CM05	Main Clock Stop Bit ⁽⁵⁾ ⁽⁶⁾ ⁽⁷⁾	0 : On 1 : Off ⁽⁸⁾ ⁽⁹⁾	RW
		CM06	Main Clock Division Select Bit 0 (7) (10) (12)	0 : CM16 and CM17 valid 1 : Divide-by-8 mode	RW
		CM07	System Clock Select Bit ⁽⁶⁾ (11)	0 : Main clock, PLL clock, or on-chip oscillator clock 1 : Sub clock	RW

NOTES:

1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).

- 2. The fC32 clock does not stop. During low-speed or low power dissipation mode, do not set this bit to "1" (peripheral clock turned off when in wait mode).
- 3. The CM03 bit is set to "1" (high) while the CM04 bit is set to "0" (I/O port) or when entered to stop mode.
- 4. To use a sub clock, set this bit to "1". Also make sure ports P8_6 and P8_7 are directed for input, with no pull-ups.
- 5. This bit is provided to stop the main clock when the low power dissipation mode or on-chip oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, set bits in the following order.
 - (1) Set the CM07 bit to "1" (sub clock select) or the CM21 bit in the CM2 register to "1" (on-chip oscillator select) with the sub clock stably oscillating.
 - (2) Set the CM20 bit in the CM2 register to "0" (oscillation stop, re-oscillation detection function disabled).
 (3) Set the CM05 bit to "1" (stop).
- 6. To use the main clock as the clock source for the CPU clock, set bits in the following order.
 - (1) Set the CM05 bit to "0" (oscillate)
 - (2) Wait until the main clock oscillation stabilizes.
 - (3) Set the CM11, CM21 and CM07 bits all to "0".
- When the CM21 bit = 0 (on-chip oscillator turned off) and the CM05 bit = 1 (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High).
- 8. During external clock input, set the CM05 bit to "0" (oscillate).
- 9. When the CM05 bit is set to "1", the XOUT pin goes "H". Furthermore, because the internal feedback resistor remains connected, the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.
- 10. When entering stop mode from high- or medium-speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, the CM06 bit is set to "1" (divide-by-8 mode).
- 11. After setting the CM04 bit to "1" (XCIN-XCOUT oscillator function), wait until the sub clock oscillates stably before switching the CM07 bit from "0" to "1" (sub clock).
- 12. To return from on-chip oscillator mode to high-speed or medium-speed mode, set the CM06 and CM15 bits both to "1".

Figure 8.2 CM0 Register

7 b	b6	b5	b4	b3 0	ь С	b1 I	>0	Symbol CM1	Address 0007h	After Reset 00100000b	
		-					[Bit Symbol	Bit Name	Function	RW
							-	CM10	All Clock Stop Control Bit ^{(2) (3)}	0 : Clock on 1 : All clocks off (stop mode)	RW
								CM11	System Clock Select Bit 1 (4)	0 : Main clock 1 : PLL clock ⁽⁵⁾	RW
						 		- (b4-b2)	Reserved Bit	Set to "0"	RW
		!				 		CM15	XIN-XOUT Drive Capacity Select Bit ⁽⁶⁾	0 : LOW 1 : HIGH	RW
	Ĺ					 	[CM16	Main Clock Division	0 0 : No division mode 0 1 : Divide-by-2 mode	RW
						 	-	CM17	Select Bit 1 ⁽⁷⁾	1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	RW

- 1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable)
- 2. If the CM10 bit is "1" (stop mode), XOUT goes "H" and the internal feedback resistor is disconnected. The XCIN and XCOUT pins are placed in the high-impedance state. When the CM11 bit is set to "1" (PLL clock), or the CM20 bit in the CM2 register is set to "1" (oscillation stop, re-oscillation detection function enabled), do not set the CM10 bit to "1".
- 3. When the PM22 bit in the PM2 register is set to "1" (watchdog timer count source is on-chip oscillator clock), writing to the CM10 bit has no effect.
- 4. Effective when the CM07 bit is "0" and the CM21 bit is "0".
- 5. After setting the PLC07 bit in the PLC0 register to "1" (PLL operation), wait until tsu(PLL) elapses before setting the CM11 bit to "1" (PLL clock).
- 6. When entering stop mode from high- or medium-speed mode, or when the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the CM15 bit is set to "1" (drive capability high).
- 7. Effective when the CM06 bit is "0" (CM16 and CM17 bits enabled).

Figure 8.3 CM1 Register



Oscillation Stop Dete	Oscillation Stop Detection Register (1)						
b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM2	Address 000Ch	After Reset 0X000000b ⁽²⁾				
	Bit Symbol	Bit Name	Function	RW			
	CM20	Oscillation Stop, Re-Oscillation Detection Enable Bit ^{(2) (3) (4)}	 0 : Oscillation stop, re-oscillation detection function disabled 1 : Oscillation stop, re-oscillation detection function enabled 	RW			
	CM21	System Clock Select Bit 2 (2) (5) (6) (7) (8) (11)	0 : Main clock or PLL clock 1 : On-chip oscillator clock (On-chip oscillator oscillating)	RW			
	CM22	Oscillation Stop, Re-Oscillation Detection Flag ⁽⁹⁾	 0 : Main clock stop, re-oscillation not detected 1 : Main clock stop, re-oscillation detected 	RW			
	CM23	XIN Monitor Flag (10)	0 : Main clock oscillating 1 : Main clock turned off	RO			
	(b5-b4)	Reserved Bit	Set to "0"	RW			
	– (b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		-			
	CM27	Operation Select Bit (behavior if oscillation stop, re-oscillation is detected) ⁽²⁾	0 : Oscillation stop detection reset1 : Oscillation stop, re-oscillation detection interrupt	RW			

NOTES:

- 1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).
- 2. The CM20, CM21 and CM27 bits do not change at oscillation stop detection reset.
- 3. Set the CM20 bit to "0" (disable) before entering stop mode. After exiting stop mode, set the CM20 bit back to "1" (enable).
- 4. Set the CM20 bit to "0" (disable) before setting the CM05 bit in the CM0 register.
- 5. When the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to "1" (on-chip oscillator clock) if the main clock stop is detected.
- 6. If the CM20 bit is "1" and the CM23 bit is "1" (main clock turned off), do not set the CM21 bit to "0".
- 7. Effective when the CM07 bit in the CM0 register is "0".
- 8. Where the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is "1" (the CPU clock source is PLL clock), the CM21 bit remains unchanged even when main clock stop is detected. If the CM22 bit is "0" under these conditions, an oscillation stop, re-oscillation detection interrupt request is generated at main clock stop detection; it is, therefore, necessary to set the CM21 bit to "1" (on-chip oscillator clock) inside the interrupt routine.
- 9. This bit is set to "1" when the main clock is detected to have stopped and when the main clock is detected to have restarted oscillating. When this bit changes state from "0" to "1", an oscillation stop and re-oscillation detection interrupt request is generated. Use this bit in an interrupt routine to discriminate the causes of interrupts between the oscillation stop and re-oscillation detection interrupt and the watchdog timer interrupt. This bit is set to "0" by writing "0" in a program. (Writing "1" has no effect. Nor is it set to "0" by an oscillation stop and re-oscillation detection interrupt and the watchdog timer interrupt.

If an oscillation stop or a re-oscillation is detected when the CM22 bit = 1, no oscillation stop and re-oscillation detection interrupt requests are generated.

- 10. Read the CM23 bit in an oscillation stop and re-oscillation detection interrupt handling routine to determine the main clock status.
- 11. When the CM21 bit = 0 (on-chip oscillator turned off) and the CM05 bit = 1 (main clock turned off), the CM06 bit is fixed to "1" (divide-by-8 mode) and the CM15 bit is fixed to "1" (drive capability High).

Figure 8.4 CM2 Register



Peripheral Clock Sele	ect Registe	r (1)		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol PCLKR		Reset 0h	
	Bit Symbol	Bit Name	Function	RW
	PCLK0	Timers A, B, and A/D Clock Select Bit (Clock source for the timers A, B, the dead time timer and A/D)	0 : Divide-by-2 of fAD, f2 1 : fAD, f1	RW
	PCLK1	SI/O Clock Select Bit (Clock source for UART0 to UART2, SI/O3 to SI/O6) ⁽⁵⁾	0 : f2SIO 1 : f1SIO	RW
	_ (b4-b2)	Reserved Bit	Set to "0"	RW
	PCLK5	Pin Function Swirch Bit	0: Normal mode 1: Swiching mode ⁽⁴⁾	RW
	PCLK6	Software Interrupt Number/SFR Location Switch Bit	0: Normal mode 1: Swiching mode ⁽²⁾	RW
	PCLK7	A/D Clock Direct Input Bit	0: Normal mode 1: Swiching mode ⁽³⁾	RW
NOTES:				

1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).

2. If this bit is set to "1", the software interrupt number and SFR location can be changed as follows.

(1) Software interrupt number of the key input interrupt in the vector table can be changed from 14 to 13.

- No.13 is changed from the CAN0/1 error interrupt to the CAN0/1 error/key input interrupt.
- No.14 is changed from the A/D/key input interrupt to the A/D interrupt.

(2) Address of the KUPIC register in the SFR can be changed from 004Eh to 004Dh.

- Address 004Dh is changed from the C01ERRIC register to the C01ERRIC/KUPIC register.

- Address 004Eh is changed from the ADIC/KUPIC register to the ADIC register.

3. When this bit = 1, the A/D clock is set to divide-by-1 of fAD mode regardless of whether the PCLK0 bit is set.


4. When the PCLK5 bit and the SM43 bit in the S4C register = 1, the pin function of SI/O4 can be changed as follows.

• P8_0/TA4OUT/U/(SIN4)

- P7_5/TA2IN/W/(SOUT4)
- P7_4/TA2OUT/W/(CLK4)
- 5. SI/O5 and SI/O6 are only in the 128-pin version.

Figure 8.5 PCLKR Register






1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (Write enabled).

2. Set only when the Reset bit in the CiCTLR register (i = 0, 1) = 1 (Reset/Initialization mode).

3. Before setting this bit to "1", set the Sleep bit in the CiCTLR register to "1" (Sleep mode enabled).

Figure 8.6 CCLKR Register



3. Once this bit is set to "1", it cannot be set to "0" in a program.

4. Setting the PM22 bit to "1" results in the following conditions:

• The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

• The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)

• The watchdog timer does not stop when in wait mode or hold state.

Figure 8.7 PM2 Register



b7 b6 b5 b4 b3 b2 b1	ьо	Symbo PLC0	Address 001Ch	After Reset 0001X010b	
		Bit Symbol	Bit Name	Function	RW
		PLC00		^{b2 b1 b0} 0 0 0 : Do not set a value 0 0 1 : Multiply by 2	RW
		PLC01	PLL Multiplying Factor Select Bit ⁽²⁾	0 1 0 : Multiply by 4 0 1 1 : Multiply by 6 ⁽⁴⁾ 1 0 0 :	RW
		PLC02		101: 110: 111:	RW
		_ (b3)	Nothing is assigned. Whe When read, its content is in		-
		_ (b4)	Reserved Bit	Set to "1"	RW
		_ (b6-b5)	Reserved Bit	Set to "0"	RW
		PLC07	Operation Enable Bit ⁽³⁾	0 : PLL Off 1 : PLL On	RW

NOTES:

- 1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).
- 2. This bit can only be modified when the PLC07 bit = 0 (PLL turned off). The value once written to this bit cannot be modified.
- 3. Before setting this bit to "1", set the CM07 bit in the CM0 register to "0" (main clock), set the CM17 to CM16 bits in the CM1 register to "00b" (main clock undivided mode), and set the CM06 bit in the CM0 register to "0" (CM16 and CM17 bits enable).
- 4. Multiply by 6 is available Normal-ver. only.

Figure 8.8 PLC0 Register



The following describes the clocks generated by the clock generating circuit.

8.1.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 8.9 shows the examples of main clock connection circuit. After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note, that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1" unless the sub clock is selected as a CPU clock. If necessary, use an external circuit to turn off the clock. During stop mode, all clocks including the main clock are turned off. Refer to **8.4 Power Control**.




Figure 8.9 Examples of Main Clock Connection Circuit



8.1.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fC clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 8.10 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to 8.4 Power Control.




Figure 8.10 Examples of Sub Clock Connection Circuit



8.1.3 On-chip Oscillator Clock

This clock, approximately 1 MHz, is supplied by a on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (refer to **11.1 Count Source Protective Mode**).

After reset, the on-chip oscillator is turned off. It is turned on by setting the CM21 bit in the CM2 register to "1" (on-chip oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit in the CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

8.1.4 PLL Clock

The PLL clock is generated by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait a fixed period of tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 8.11 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below. When the PLL clock frequency is 16 MHz or more, set the PM20 bit in the PM2 register to "0" (2 waits).

PLL clock frequency = $f(XIN) \times (multiplying factor set by the PLC02 to PLC00 bits in the PLC0 register)$ (However, PLL clock frequency = 16 MHz, 20 MHz or 24 MHz⁽¹⁾)

NOTE:

1.24 MHz is available Normal-ver. only.

The PLC02 to PLC00 bits can be set only once after reset. Table 8.2 shows the example for setting PLL clock frequencies.

					equeneres
XIN (MHz)	PLC02	PLC01	PLC00	Multiply Factor	PLL Clock (MHz) ⁽¹⁾
8	0	0	1	2	16
4	0	1	0	4	10
10	0	0	1	2	00
5	0	1	0	4	20
12	0	0	1	2	
6	0	1	0	4	24 (2)
4	0	1	1	6 ⁽³⁾	
NOTEO					

Table 8.2 Example for Setting PLL Clock Frequencies

NOTES:

- 1. PLL clock frequency = 16 MHz , 20 MHz or 24 MHz
- 2. 24 MHz is available Normal-ver. only.
- 3. Multiply by 6 is available Normal-ver. only.



8. Clock Generating Circuit




Figure 8.11 Procedure to Use PLL Clock as CPU Clock Source



8.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

8.2.1 CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "00b" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode ⁽¹⁾, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled). Note that when entering stop mode from high- or medium-speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode).

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

8.2.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fCAN0, fCAN1, fC32)

These are operating clocks for the peripheral functions.

Two of these, fi (i = 1, 2, 8, 32) and fiSIO are derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by i. The clock fi is used for timers A and B, and fiSIO is used for serial interface. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

The fCANi (i =0, 1) clock is derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by 1 (undivided), 2, 4, 8 or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fiSIO, fAD, fCAN0 and fCAN1 clocks are turned off ⁽¹⁾.

The fC32 clock is derived from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is activated.

NOTE:

1. fCAN0 and fCAN1 clocks stop at "H" in CAN0, 1 sleep mode.

8.3 Clock Output Function

During single-chip mode, the f8, f32 or fC clock can be output from the CLKOUT pin. Use the CM01 to CM00 bits in the CM0 register to select.

8.4 Power Control

Normal operation mode, wait mode and stop mode are provided as the power consumption control. All mode states, except wait mode and stop mode, are called normal operation mode in this document.

8.4.1 Normal Operation Mode

Normal operation mode is further classified into seven sub modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to on-chip oscillator or on-chip oscillator low power dissipation mode. Nor can operation modes be changed directly from on-chip oscillator or on-chip oscillator low power dissipation mode to low-speed or low power dissipation mode. Where the CPU clock source is changed from the on-chip oscillator to the main clock, change the operation mode to the medium-speed mode (divide-by-8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to "1") in the on-chip oscillator mode.

8.4.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is activated, fC32 can be used as the count source for timers A and B.

8.4.1.2 PLL Operation Mode

The main clock multiplied by 2, 4 or 6 ⁽¹⁾ provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is activated, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

NOTE:

1. The main clock multiplied by 6 is available Normal-ver. only.

8.4.1.3 Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is activated, fC32 can be used as the count source for timers A and B.

8.4.1.4 Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit in the CM2 register is set to "0" (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to "1" (on-chip oscillator oscillating). The fC32 clock can be used as the count source for timers A and B.

8.4.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes "1" (divide-by-8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divide-by-8) mode is to be selected when the main clock is operated next.

8.4.1.6 On-chip Oscillator Mode

The on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is activated, fC32 can be used as the count source for timers A and B. When the operation mode is returned to the high- and medium-speed modes, set the CM06 bit in the CM0 register to "1" (divide-by-8 mode).

8.4.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected like in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is activated, fC32 can be used as the count source for timers A and B.

Table 8.3 lists the setting clock related bit and modes.

Modes		CM2 Register	CM1 R	legister		CM0 R	egister	
		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL Oper	ation Mode	0	1	00b	0	0	0	-
High-Spe	ed Mode	0	0	00b	0	0	0	-
Medium-	Divide-by-2	0	0	01b	0	0	0	-
Speed	Divide-by-4	0	0	10b	0	0	0	-
Mode	Divide-by-8	0	0	-	0	1	0	-
	Divide-by-16	0	0	11b	0	0	0	-
Low-Spe	ed Mode	-	0	-	1	-	0	1
Low Pow	/er	0	0	-	1	1 ⁽¹⁾	1 ⁽¹⁾	1
Dissipati	on Mode							
On-chip	Divide-by-1	1	0	00b	0	0	0	-
Oscillator	Divide-by-2	1	0	01b	0	0	0	-
Mode	Divide-by-4	1	0	10b	0	0	0	-
	Divide-by-8	1	0	-	0	1	0	-
	Divide-by-16	1	0	11b	0	0	0	-
On-chip Low power Mode	Oscillator Dissipation	1	0	(NOTE 2)	0	(NOTE 2)	1	-

Table 8.3 Setting Clock Related Bit and Modes

-: "0" or "1"

NOTES:

1. When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and the CM06 bit is set to "1" (divide-by-8 mode) simultaneously.

2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.



8.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock and on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

8.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, fAD, fCAN0 and fCAN1 clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

8.4.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to set the CM11 bit in the CM1 register to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by setting the PLC07 bit in the PLC0 register to "0" (PLL stops).

8.4.2.3 Pin Status During Wait Mode

Table 8.4 lists the pin status during wait mode.

		5	
Pin		Memory Expansion Mode Microprocessor Mode ⁽¹⁾	Single-chip Mode
A0 to A19	9, D0 to D15,	Retains status before wait mode	Does not become a bus control pin
CS0 to C	S3, BHE (2)		
RD, WR,	WRL, WRH ⁽²⁾	"H"	
HLDA, BO	CLK ⁽²⁾	"H"	
ALE (2)		"L"	
I/O ports		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fC selected	Does not become a CLKOUT pin	Does not stop
	When f8, f32		•CM02 bit = 0: Does not stop
	selected		•CM02 bit = 1: Retains status before
			wait mode

Table 8.4 Pin Status During Wait Mode

NOTES:

1. Not available memory expansion and microprocessor modes in T/V-ver..

2. Not available the bus control pins in T/V-ver..

8.4.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of wait mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000b" (interrupt disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is "0" (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 8.5 lists the interrupts to exit wait mode.

Table 8.5	Interrupts	to Exit Wait	Mode and	Use Conditions
-----------	------------	--------------	----------	-----------------------

Interrupt	CM02 Bit = 0	CM02 Bit = 1
NMI Interrupt	Can be used	Can be used
Serial Interface Interrupt	Can be used when operating with	Can be used when operating with
	internal or external clock	external clock
Key Input Interrupt	Can be used	Can be used
A/D Conversion Interrupt	Can be used in one-shot mode or	- (Do not use)
	single sweep mode	
Timer A Interrupt	Can be used in all modes	Can be used in event counter mode
Timer B interrupt		or when the count source is fc32
INT Interrupt	Can be used	Can be used
CAN0/1 Wake-up Interrupt	Can be used in CAN sleep mode	Can be used in CAN sleep mode

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

(1) Set the ILVL2 to ILVL0 bits in the interrupt control register, for peripheral function interrupts used to exit wait mode.

The ILVL2 to ILVL0 bits in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, are set to "000b" (interrupt disable).

- (2) Set the I flag to "1".
- (3) Start operating the peripheral functions used to exit wait mode.

When the peripheral function interrupt is used, an interrupt routine is performed as soon as an interrupt request is acknowledged and the CPU clock is supplied again.

When the microcomputer exits wait mode by the peripheral function interrupt, the CPU clock is the same clock as the CPU clock executing the WAIT instruction.



8.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to VCC is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating.

Table 8.6 lists the interrupts to stop mode and use conditions.

Interrupt	Condition				
NMI Interrupt	Can be used				
Key Input Interrupt	Can be used				
INT Interrupt	Can be used				
Timer A Interrupt	Can be used				
Timer B interrupt	(when counting external pulses in event counter mode)				
Serial Interface Interrupt	Can be used (when external clock is selected)				
CAN0/1 Wake-up Interrupt	Can be used (when CAN sleep mode is selected)				

Table 8.6 Interrupts to Stop Mode and Use Conditions

8.4.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit in the CM1 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit in the CM2 register to "0" (oscillation stop, re-oscillation detection function disabled).

Also, if the CM11 bit in the CM1 register is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit in the PLC0 register to "0" (PLL turned off) before entering stop mode.

8.4.3.2 Pin Status in Stop Mode

Table 8.7 lists the pin status in stop mode.

Pin		Memory Expansion Mode Microprocessor Mode (1)	Single-chip Mode
A0 to A19	9, D0 to D15,	Retains status before stop mode	Does not become a bus control pin
CS0 to C	S3, BHE (2)		
RD, WR,	WRL, WRH ⁽²⁾	"H"	
HLDA, BO	CLK ⁽²⁾	"H"	
ALE (2)		indeterminate	
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fC selected	Does not become a CLKOUT pin	"H"
	When f8, f32		Retains status before stop mode
	selected		

Table 8.7 Pin Status in Stop Mode

NOTES:

1. Not available memory expansion and microprocessor modes in T/V-ver..

2. Not available the bus control pins in T/V-ver..

8.4.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset, MII interrupt or peripheral function interrupt.

When the hardware reset or $\overline{\text{NMI}}$ interrupt is used to exit wait mode, set all ILVL2 to ILVL0 bits in the interrupt control registers for the peripheral function interrupt to "000b" (interrupt disabled) before setting the CM10 bit in the CM1 register to "1".

When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to "1" after the following settings are completed.

(1) The ILVL2 to ILVL0 bits in the interrupt control registers, for the peripheral function interrupt used to exit stop mode, must have larger value than that of the RLVL2 to RLVL0 bits.

The ILVL2 to ILVL0 bits in all other interrupt control registers, for the peripheral function interrupts which are not used to exit stop mode, must be set to "000b" (interrupt disabled).

- (2) Set the I flag to "1".
- (3) Start operation of peripheral function being used to exit wait mode.

When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed when an interrupt request is generated and the CPU clock is supplied again.

When stop mode is exited by the peripheral function interrupt or $\overline{\text{NMI}}$ interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the microcomputer had entered stop mode.

- When the sub clock is the CPU clock before entering stop mode:
 Sub clock
- When the main clock is the CPU clock source before entering stop mode: Main clock divided by 8
- When the on-chip oscillator clock is the CPU clock source before entering stop mode:

On-chip oscillator clock divided by 8



Figure 8.12 shows the state transition from normal operation mode to stop mode and wait mode. Figure 8.13 shows the state transition in normal operation mode.

Table 8.8 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line show state after transition.




Figure 8.12 State Transition to Stop Mode and Wait Mode



8. Clock Generating Circuit




Figure 8.13 State Transition in Normal Operation Mode



Table 8.8 Allowed Transition and Setting ⁽⁹⁾

				:	State after	r transitior	1		
		High-Speed Mode, Medium-Speed Mode	Low-Speed Mode ⁽²⁾	Low Power Dissipation Mode		On-chip Oscillator Mode	On-chip Oscillator Low Power Dissipation Mode	Stop Mode	Wait Mode
	High-Speed Mode, Medium-Speed Mode	(NOTE 8)	(9) ⁽⁷⁾	-	(13) ⁽³⁾	(15)	-	(16) ⁽¹⁾	(17)
	Low-Speed Mode ⁽²⁾	(8)		(11) (1) (6)	-	-	-	(16) ⁽¹⁾	(17)
	Low Power Dissipation Mode	-	(10)		-	-	-	(16) ⁽¹⁾	(17)
it state	PLL Operation Mode ⁽²⁾	(12) (3)	-	-		-	-	-	-
Current state	On-chip Oscillator Mode	(14) (4)	-	-	-	(NOTE 8)	(11) ⁽¹⁾	(16) ⁽¹⁾	(17)
	On-chip Oscillator Low Power Dissipation Mode	-	_	_	-	(10)	(NOTE 8)	(16) ⁽¹⁾	(17)
	Stop Mode	(18) (5)	(18)	(18)	-	(18) (5)	(18) (5)		-
	Wait Mode	(18)	(18)	(18)	-	(18)	(18)	-	

-: Cannot transit

NOTES:

- Avoid making a transition when the CM20 bit = 1 (oscillation stop, reoscillation detection function enabled). Set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting.
- 2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock.
- 3. PLL operation mode can only be entered from and changed to high-speed mode.
- 4. Set the CM06 bit to "1" (divide-by-8 mode) before transiting from on-chip oscillator mode to high- or medium-speed mode.
- 5. When exiting stop mode, the CM06 bit is set to "1" (divide-by-8 mode).
- If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (divide-by-8 mode).
- 7. A transition can be made only when sub clock is oscillating.
- State transitions within the same mode (divide-by-n values changed or sub clock oscillation turned on or off) are shown in the table below.

		Su	Sub Clock Oscillating				Sub Clock Turned Off				
		No Division	Divide- by-2	Divide- by-4		Divide- by-16	No Division	Divide- by-2	Divide- by-4	Divide- by-8	Divide- by-16
ting	No Division	$\overline{}$	(4)	(5)	(7)	(6)	(1)	-	-	-	-
scilla	Divide-by-2	(3)		(5)	(7)	(6)	-	(1)	-	-	-
Clock Oscillating	Divide-by-4	(3)	(4)	$\overline{}$	(7)	(6)	-	-	(1)	-	-
Clo	Divide-by-8	(3)	(4)	(5)		(6)	-	-	-	(1)	-
Sub	Divide-by-16	(3)	(4)	(5)	(7)		-	-	-	-	(1)
Off	No Division	(2)	-	-	-	-		(4)	(5)	(7)	(6)
Irned	Divide-by-2	-	(2)	-	-	-	(3)	$\overline{}$	(5)	(7)	(6)
Clock Turned Off	Divide-by-4	-	-	(2)	-	-	(3)	(4)		(7)	(6)
	Divide-by-8	-	-	-	(2)	-	(3)	(4)	(5)	\square	(6)
Sub	Divide-by-16	-	-	-	-	(2)	(3)	(4)	(5)	(7)	\smallsetminus

9. ():setting method. See right table.

	Setting	Operation				
(1)	CM04=0	Sub clock turned off				
(2)	CM04=1	Sub clock oscillating				
(3)	CM06=0	CPU clock no division				
	CM17=0	mode				
	CM16=0					
(4)	CM06=0	CPU clock divide-by-2				
Ĺ	CM17=0	mode				
	CM16=1					
(5)	CM06=0	CPU clock divide-by-4				
(-)	CM17=1	mode				
	CM16=0					
(6)	CM06=0	CPU clock divide-by-16				
(°)	CM17=1	mode				
	CM16=1					
(7)	CM06=1	CPU clock divide-by-8 mode				
(8)	CM07=0	Main clock, PLL clock				
(0)	01107-0	or on-chip oscillator				
		clock selected				
(9)	CM07=1	Sub clock selected				
	CM05=0	Main clock oscillating				
	CM05=1	Main clock turned off				
	PLC07=0	Main clock selected				
()	CM11=0					
(13)	PLC07=1	PLL clock selected				
· · · /	CM11=1					
(14)	CM21=0	Main clock or				
ľ í		PLL clock selected				
(15)	CM21=1	On-chip oscillator clock				
ĺ		selected				
(16)	CM10=1	Transition to stop mode				
(17)	WAIT	Transition to wait mode				
ľ, í	instruction					
(18)	Hardware	Exit stop mode or wait				
	interrupt	mode				
		, CM07: Bits in CM0 register				
CM1	0, CM11, CM16	, CM17: Bits in CM1 register				
CM2	20, CM21	: Bits in CM2 register				
PLC	07	: Bit in PLC0 register				
		-				



8.5 Oscillation Stop and Re-oscillation Detection Function

The oscillation stop and re-oscillation detection function is such that main clock oscillation circuit stop and re-oscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt request are generated. Which one is to be generated can be selected using the CM27 bit in the CM2 register.

The oscillation stop and re-oscillation detection function can be enabled or disabled using the CM20 bit in the CM2 register.

Table 8.9 lists a specification overview of the oscillation stop and re-oscillation detection function.

Table 8.9 Specification Overview of Oscillation Stop and Re-oscillation Detection Function

Item	Specification
Oscillation Stop Detectable Clock and	$f(XIN) \ge 2 MHz$
Frequency Bandwidth	
Enabling Condition for Oscillation Stop	Set CM20 bit to "1" (enable)
and Re-oscillation Detection Function	
Operation at Oscillation Stop,	•Reset occurs (when CM27 bit = 0)
Re-oscillation Detection	•Oscillation stop, re-oscillation detection interrupt occurs (when the CM27 bit =1)

8.5.1 Operation When CM27 Bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to **4. Special Function Register (SFR)**, **5. Reset**).

This status is reset with hardware reset. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0").

8.5.2 Operation When CM27 Bit = 1 (Oscillation Stop, Re-oscillation Detection Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the system is placed in the following state if the main clock comes to a halt:

Oscillation stop, re-oscillation detection interrupt request is generated.

- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.
- CM21 bit = 1 (on-chip oscillator clock is the clock source for CPU clock)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (on-chip oscillator clock) inside the interrupt routine.


- Oscillation stop, re-oscillation detection interrupt request is generated.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop, re-oscillation detection interrupt request is generated.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

8.5.3 How to Use Oscillation Stop and Re-oscillation Detection Function

- The oscillation stop, re-oscillation detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for CPU clock and peripheral function must be switched to the main clock in the program. Figure 8.14 shows the procedure to switch the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt request occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation
 detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this
 case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the
 peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.



• This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".

Figure 8.14 Procedure to Switch Clock Source from On-chip Oscillator to Main Clock

RENESAS

9. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 9.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- The PRC0 bit protects the CM0, CM1, CM2, PLC0, PCLKR and CCLKR registers;
- The PRC1 bit protects the PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers;
- The PRC2 bit protects the PD7, PD9, S3C, S4C, S5C and S6C registers ⁽¹⁾.

NOTE:

1. The S5C and S6C registers are only in the 128-pin version.

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol PRCR	Address 000Ah	After Reset XX000000b	
	Bit Symbol	Bit Name	Function	RW
	PRC0	Protect Bit 0	Enable write to CM0, CM1, CM2, PLC0, PCLKR, CCLKR registers 0 : Write protected 1 : Write enabled	RW
	PRC1	Protect Bit 1	Enable write to PM0, PM1, PM2, TB2SC, INVC0, INVC1 registers 0 : Write protected 1 : Write enabled	RW
	PRC2	Protect Bit 2	Enable write to PD7, PD9, S3C, S4C, S5C, S6C registers ⁽²⁾ 0 : Write protected 1 : Write enabled ⁽¹⁾	RW
	_ (b5-b3)	Reserved Bit	Set to "0"	RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, their contents are indeterminate.		

to any address, and must therefore be set in a program.

2. The S5C and S6C registers are only in the 128-pin version.



10. Interrupt

10.1 Type of Interrupts

Figure 10.1 shows the types of interrupts.




Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-Maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.



10.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

10.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

10.2.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag in the FLG register set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

10.2.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

10.2.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is set to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



10.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

10.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

10.3.1.1 NMI Interrupt

An NMI interrupt is generated when input on the NMI pin changes state from high to low. For details, refer to **10.7** NMI Interrupt.

10.3.1.2 DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

10.3.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to **11. Watchdog Timer**.

10.3.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to **8. Clock Generating Circuit**.

10.3.1.5 Single-Step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

10.3.1.6 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 registers that corresponds to one of the AIER0 or AIER1 bit in the AIER register or the AIER20 or AIER21 bit in the AIER2 register which is "1" (address match interrupt enabled). For details, refer to **10.10 Address Match Interrupt**.

10.3.2 Peripheral Function Interrupts

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupt is a maskable interrupt. See **Table 10.2 Relocatable Vector Tables** about how the peripheral function interrupt occurs. Refer to the descriptions of each function for details.



10.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.



Figure 10.2 Interrupt Vector

10.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **21.2 Functions to Prevent Flash Memory from Rewriting**.

Interrupt Source	Vector table Addresses Address (L) to Address (H)	Reference
Undefined Instruction (UND instruction)	FFFDChto FFFDFh	M16C/60, M16C/20, M16C/Tiny
Overflow (INTO instruction)	FFFE0h to FFFE3h	Series Software Manual
BRK Instruction ⁽²⁾	FFFE4h to FFFE7h	
Address Match	FFFE8h to FFFEBh	10.10 Address Match Interrupt
Single Step ⁽¹⁾	FFFECh to FFFEFh	
Oscillation Stop and Re-oscillation Detection,	FFFF0h to FFFF3h	8. Clock Generating Circuit
Watchdog Timer		11. Watchdog Timer
DBC ⁽¹⁾	FFFF4h to FFFF7h	
NMI	FFFF8h to FFFFBh	10.7 NMI Interrupt
Reset	FFFFCh to FFFFFh	5. Reset

Table 10.1 Fixed Vector Tables

NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. If the contents of address FFFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

10.4.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 10.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 10.2 Relocatable Vector Tables

Interrupt Source	Vector Address ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Reference
BRK Instruction (2)	+0 to +3 (0000h to 0003h)	0	M16C/60, M16C/20, 16C/Tiny
	, , , , , , , , , , , , , , , , , , ,		Series Software Manual
CAN0/1 Wake-up (10)	+4 to +7 (0004h to 0007h)	1	19. CAN Module
CAN0 Successful Reception	+8 to +11 (0008h to 000Bh)	2	
CAN0 Successful Transmission	+12 to +15 (000Ch to 000Fh)	3	
ĪNT3	+16 to +19 (0010h to 0013h)	4	10.6 INT Interrupt
Timer B5, SI/O5 (12)	+20 to +23 (0014h to 0017h)	5	13. Timers
Timer B4, UART1 Bus Collision Detection ^{(3) (9)}	+24 to +27 (0018h to 001Bh)	6	15. Serial Interface
Timer B3, UART0 Bus Collision Detection (4) (9)	+28 to +31 (001Ch to 001Fh)	7	
CAN1 Successful Reception, SIO4, INT5 (5)	+32 to +35 (0020h to 0023h)	8	19. CAN Module, 15. Serial
CAN1 Successful Transmission, SIO3, INT4 (6)	+36 to +39 (0024h to 0027h)	9	Interface, 10.6 INT Interrupt
UART2 Bus Collision Detection ⁽⁹⁾	+40 to +43 (0028h to 002Bh)	10	15. Serial Interface
DMA0	+44 to +47 (002Ch to 002Fh)	11	12. DMAC
DMA1	+48 to +51 (0030h to 0033h)	12	
CAN0/1 Error (11) (17)	+52 to +55 (0034h to 0037h)	13	19. CAN Module
A/D, Key Input ^{(7) (17)}	+56 to +59 (0038h to 003Bh)	14	16. A/D Convertor, 10.8 Key Input Interrupt
UART2 Transmission, NACK2 ⁽⁸⁾	+60 to +63 (003Ch to 003Fh)	15	15. Serial nterface
UART2 Reception, ACK2 ⁽⁸⁾	+64 to +67 (0040h to 0043h)	16	
UART0 Transmission, NACK0 ⁽⁸⁾	+68 to +71 (0044h to 0047h)	17	-
UART0 Reception, ACK0 ⁽⁸⁾	+72 to +75 (0048h to 004Bh)	18	
UART1 Transmission, NACK1 ⁽⁸⁾	+76 to +79 (004Ch to 004Fh)	19	-
UART1 Reception, ACK1 ⁽⁸⁾	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	13. Timers
Timer A1	+88 to +91 (0058h to 005Bh)	22	
Timer A2, INT7 (13)	+92 to +95 (005Ch to 005Fh)	23	13. Timers
Timer A3, INT6 ⁽¹⁴⁾	+96 to +99 (0060h to 0063h)	24	10.6 INT Interrupt
Timer A4	+100 to +103 (0064h to 0067h)	25	13. Timers
Timer B0, SI/O6 ⁽¹⁵⁾	+104 to +107 (0068h to 006Bh)	26	13. Timers, 15. Serial Interface
Timer B1, INT8 (16)	+108 to +111 (006Ch to 006Fh)	27	13. Timers, 10.6 INT Interrupt
Timer B2	+112 to +115 (0070h to 0073h)	28	13. Timers
INTO	+116 to +119 (0074h to 0077h)	29	10.6 INT Interrupt
INT1	+120 to +123 (0078h to 007Bh)	30	
INT2	+124 to +127 (007Ch to 007Fh)	31	
INT Instruction Interrupt ⁽²⁾	+128 to +131 (0080h to 0083h)	32	M16C/60, M16C/20, 16C/Tiny
	to	to	Series Software Manual
	+252 to + 255 (00FCh to 00FFh)	63	

NOTES:

1. Address relative to address in INTB.

2. These interrupts cannot be disabled using the I flag.

3. Use the IFSR07 bit in the IFSR0 register to select.

4. Use the IFSR06 bit in the IFSR0 register to select.

5. Use the IFSR17 bit in the IFSR1 register to select.

Furthermore, use the IFSR03 bit in the IFSR0 register to select, when selecting SI/O4 or CAN1 successful reception. 6. Use the IFSR16 bit in the IFSR1 register to select.

Furthermore, use the IFSR00 bit in the IFSR0 register to select, when selecting SI/O3 or CAN1 successful transmission. 7. Use the IFSR01 bit in the IFSR0 register to select.

8. During I²C mode, NACK and ACK interrupts comprise the interrupt source.

9. Bus collision detection: During IE mode, this bus collision detection constitutes the cause of an interrupt.

During I^2C mode, a start condition or a stop condition detection constitutes the cause of an interrupt. 10. Use the IFSR02 bit in the IFSR0 register to select. When the IFSR02 bit = 0, CAN0/1 wake-up is selected. When the IFSR02 bit = 1, CAN0 wake-up/error is selected.

11. Use the IFSR02 bit in the IFSR0 register to select. When the IFSR02 bit = 0, CAN0/1 error is selected. When the IFSR02 bit = 1, CAN1 wake-up/error is selected.

12. Use the IFSR04 bit in the IFSR0 register to select.

SI/O5 is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to "0" (Timer B5).

13. Use the IFSR20 bit in the IFSR2 register to select.

INT7 is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to "0" (Timer A2).

14. Use the IFSR21 bit in the IFSR2 register to select.

INT6 is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to "0" (Timer A3). 15. Use the IFSR05 bit in the IFSR0 register to select.

SI/O6 is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to "0" (Timer B0).
16. Use the IFSR22 bit in the IFSR2 register to select.

INT8 is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to "0" (Timer B1).

17. If the PCLK6 bit in the PCLKR register is set to "1", software interrupt number 13 can be changed to CAN0/1 error or key input interrupt, and software interrupt number 14 can be changed to A/D interrupt. (The software interrupt number of key input is changed from 14 to 13.) Use the IFSR26 bit in the IFSR2 register to select when selecting CAN0/1 error or key input.



10.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and the ILVL2 to ILVL0 bits in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in the each interrupt control register.

Figures 10.3 and 10.4 show the interrupt control registers.

	S	ymbol		Address	After Reset	
	C01WKIC ⁽⁸⁾		0041h		XXXXX000b	
	COREC	IC	0042h		XXXXX000b	
	C0TRM	liC	0043h		XXXXX000b	
	TB5IC/S	S5IC ⁽⁵⁾	0045h		XXXXX000b	
	TB4IC/U	J1BCNIC ⁽²⁾	0046h		XXXXX000b	
	TB3IC/U	JOBCNIC ⁽³⁾	0047h		XXXXX000b	
	U2BCN	IC	004Ah		XXXXX000b	
		DM1IC		, 004Ch	XXXXX000b	
		RIC (6) (9)	004Dh		XXXXX000b	
		UPIC ⁽⁶⁾	004Eh		XXXXX000b	
		o S2TIC		, 0053h, 004Fh	XXXXX000b	
		to S2RIC	0052h,	, 0054h, 0050h		
b7 b6 b5 b4 b3 b2 b1 b0	TA0IC, TA1IC TA4IC TB0IC/S6IC ⁽⁷⁾		0055h, 0056h 0059h 005Ah		XXXXX000b	
					XXXXX000b	
					XXXXX000b	
	TB2IC		005Ch		XXXXX000b	
	Bit Symbol	Bit Name		Fui	nction	RW
	ILVL0			^{b2 b1 b0} 0 0 0 : Level 0 0 0 1 : Level 1	(interrupt disabled)	RW
	ILVL1	Interrupt Priority Le Select Bit	vel	010: Level 2 011: Level 3 100: Level 4		RW
	ILVL2			1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		RW
	IR	Interrupt Request Bit		0 : Interrupt not requested 1 : Interrupt requested		RW (4
		Noting is assigned. When read, their co				-

register. For details, refer to **23.8 Interrupt**.

- 2. Use the IFSR07 bit in the IFSR0 register to select.
- 3. Use the IFSR06 bit in the IFSR0 register to select.
- 4. This bit can only be reset by writing "0" (Do not write "1").
- 5. Use the IFSR04 bit in the IFSR0 register to select.
- The S5IC register is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to "0" (Timer B5). 6. If the PCLK6 bit in the PCLKR register is set to "1", C01ERRIC/KUPIC register can be assigned in an address

004Dh, and the ADIC register can be assigned in an address 004Eh. (SFR location of the KUPIC register is changed from address 004Eh to address 004Dh.)

7. Use the IFSR05 bit in the IFSR0 register to select.

The S6IC register is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to "0" (Timer B0). 8. When the IFSR02 bit in the IFSR0 register = 0 (CAN0/1 wake-up or error), CAN0/1 wake-up is selected.

- When the IFSR02 bit = 1 (CAN0 wake-up/error or CAN1 wake-up/error), CAN0 wake-up/error is selected.
- 9. When the IFSR02 bit = 0, CAN0/1 error is selected. When the IFSR02 bit = 1, CAN1 wake-up/error is selected.


Figure 10.3 Interrupt Control Registers (1)

RENESAS

Interrupt Control Reg	ister (1)					
		Symbol	Address	After Reset		
b7 b6 b5 b4 b3 b2 b1 b0	C1I C1 ⁻ INT TA2 TA3	RECIC/S4IC/INT5IC (2) (7) 00 IFRMIC/S3IC/INT4IC (2) (8) 00 '0IC to INT2IC 00 00 00 2IC/INT7IC (9) 00 00 BIC/INT6IC (10) 00 00		XX00X000b XX00X000b XX00X000b XX00X000b XX00X000b XX00X000b		
			05Bh	XX00X000b		
	Bit Symbol	Bit Name	Func	tion	RW	
	ILVL0		^{b2 b1 b0} 0 0 0 : Level 0 (in 0 0 1 : Level 1	terrupt disabled)	RW	
	ILVL1	Interrupt Priority Level Select Bit	0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4		RW	
	ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		RW	
	IR	Interrupt Request Bit	0 : Interrupt not re 1 : Interrupt reque		RW ⁽³⁾	
	POL	Polarity Select Bit	0 : Selects falling 1 : Selects rising e		RW	
	(b5)	Reserved Bit	Set to "0"		RW	
	_ (b7-b6)	Nothing is assigned. When write, set to "0". When read, their contents are indeterminate.			-	
1. To rewrite the interru	 NOTES: To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to 23.8 Interrupt. 					

 When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the ILVL2 to ILVL0 bits in the INT5IC to INT3IC registers to "000b" (interrupt disabled).

- * Not available memory expansion and microprocessor modes in T/V-ver..
- 3. This bit can only be reset by writing "0" (Do not write "1").
- 4. If the IFSR10 to IFSR15 bits in the IFSR1 register and the IFSR23 to IFSR25 bits in the IFSR2 register are "1" (both edges), set the POL bit in the INT0IC to INT8IC register to "0" (falling edge). INT6IC to INT8IC registers are in the 128-pin version.
- 5. Set the POL bit in the S3IC register to "0" (falling edge) when the IFSR00 bit in the IFSR0 register = 1 and the IFSR16 bit in the IFSR1 register = 0 (SI/O3 selected).
- 6. Set the POL bit in the S4IC register to "0" (falling edge) when the IFSR03 bit in the IFSR0 register = 1 and the IFSR17 bit in the IFSR1 register = 0 (SI/O4 selected).
- 7. Use the IFSR03 bit in the IFSR0 register and the IFSR17 bit in the IFSR1 register to select.
- 8. Use the IFSR00 bit in the IFSR0 register and the IFSR16 bit in the IFSR1 register to select.
- 9. Use the IFSR20 bit in the IFSR2 register to select.
- The INT7IC register is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to "0" (Timer A2). 10. Use the IFSR21 bit in the IFSR2 register to select.
- The INT6IC register is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to "0" (Timer A3). 11. Use the IFSR22 bit in the IFSR2 register to select.
- The INT8IC register is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to "0" (Timer B1).





10.5.1 | Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

10.5.2 IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is set to "0" (interrupt not requested).

The IR bit can be set to "0" in a program. Note that do not write "1" to this bit.

10.5.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = 1
- \cdot IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 10.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 Bits	Interrupt Priority Level	Priority Order
000b	Level 0 (Interrupt disabled)	-
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	▼
111b	Level 7	High

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Levels
000b	Interrupt levels 1 and above are enabled
001b	Interrupt levels 2 and above are enabled
010b	Interrupt levels 3 and above are enabled
011b	Interrupt levels 5 and above are enabled
100b	Interrupt levels 5 and above are enabled
101b	Interrupt levels 6 and above are enabled
110b	Interrupt levels 7 and above are enabled
111b	All maskable interrupts are disabled



10.5.4 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt request is generated during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt request is generated during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.5 shows time required for executing the interrupt sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 000000h. Then, the IR bit applicable to the interrupt information is set to "0" (interrupt requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register ⁽¹⁾ within the CPU.
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag is set to "0" (interrupt disabled)
 - The D flag is set to "0" (single-step interrupt disabled)
 - The U flag is set to "0" (ISP selected)

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The temporary register within the CPU is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt in IPL is set.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

NOTE:

1. Temporary register cannot be modified by users.


CPU clock			
Address bus	Address Indeterminate (1) SP-2 SP-4 vec vec+2 PC		
Data bus	Interrupt Indeterminate (1) SP-2 SP-4 vec vec+2 contents		
RD	Indeterminate (1)		
WR (2)			
NOTES: 1. The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions. 2. The WR signal timing shown here is for the case where the stack is located in the internal RAM.			


Figure 10.5 Time Required for Executing Interrupt Sequence

RENESAS

10.5.5 Interrupt Response Time

Figure 10.6 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) on Figure 10.6) and a time during which the interrupt sequence is executed ((b) on Figure 10.6).





10.5.6 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Table 10.5 shows the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level that is Set to IPL When A Software or Special Interru	unt is Accepted
Table 10.5 If L Level that is Set to if L when A Software of Special intern	api is Accepted

Interrupt Sources	Value that is Set to IPL
Oscillation Stop and Re-oscillation Detection, Watchdog Timer, NMI	7
Software, Address Match, DBC, Single-Step	Not changed

10.5.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 10.7 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 10.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP⁽¹⁾, at the time of acceptance of an interrupt request, is even or odd. If the SP (Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 10.8 shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 10.8 Operation of Saving Registers

RENESAS

10.5.8 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

10.5.9 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions interrupt), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.9 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 10.9 Hardware Interrupt Priority

10.5.10 Interrupt Priority Resolution Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are sampled at the same sampling point.

Figure 10.10 shows the circuit that judges the interrupt priority level.






Figure 10.10 Interrupts Priority Select Circuit



10.6 INT Interrupt

INTi interrupt (i = 0 to 8) ⁽¹⁾ is triggered by the edges of external inputs. The edge polarity is selected using the IFSR10 to IFSR15 bits in the IFSR1 register and the IFSR23 to IFSR25 bits in the IFSR2 register. INT4 share the interrupt vector and interrupt control register with CAN1 successful transmission and SI/O3, INT5 share with CAN1 successful reception and SI/O4, INT6 share with Timer A3, INT7 share with Timer A2, INT8 share with Timer B1. To use the INT4 to INT8 interrupts ⁽¹⁾, set the each bits as follows.

- To use the INT4 interrupt: Set the IFSR16 bit in the IFSR1 register to "1" (INT4).
- To use the INT5 interrupt: Set the IFSR17 bit in the IFSR1 register to "1" (INT5).
- To use the INT6 interrupt: Set the IFSR21 bit in the IFSR2 register to "1" (INT6). (1)
- To use the INT7 interrupt: Set the IFSR20 bit in the IFSR2 register to "1" (INT7). (1)
- To use the INT8 interrupt: Set the IFSR22 bit in the IFSR2 register to "1" (INT8). (1)

After modifying the IFSR16, IFSR17, IFSR20, IFSR21 and IFSR22 bits, set the corresponding IR bit to "0" (interrupt not requested) before enabling the interrupt.

NOTE:

1. INT6 to INT8 interrupts are only in the 128-pin version.

Figures 10.11 to 10.13 show the IFSR0, IFSR1 and IFSR2 registers.



Interrupt Request Cause Select Register 0

b7 b6 b5 b4 b3 b2 b1 b0	Symb IFSR		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	IFSR00	Interrupt Request Cause Select Bit ⁽¹⁾	0 : CAN1 successful transission 1 : SI/O3	RW
	IFSR01	Interrupt Request Cause Select Bit ⁽²⁾	0 : A/D conversion 1 : Key input	RW
	IFSR02	Interrupt Request Cause Select Bit ⁽³⁾	0 : CAN0/1 wake-up or error 1 : CAN0 wake-up/error or CAN1 wake-up/error	RW
	IFSR03	Interrupt Request Cause Select Bit ⁽⁴⁾	0 : CAN1 successful reception 1 : SI/O4	RW
	IFSR04	Interrupt Request Cause Select Bit ⁽⁵⁾	0 : Timer B5 1 : SI/O5	RW
	IFSR05	Interrupt Request Cause Select Bit ⁽⁶⁾	0 : Timer B0 1 : SI/O6	RW
	IFSR06	Interrupt Request Cause Select Bit ⁽⁷⁾	0 : Timer B3 1 : UART0 bus collision detection	RW
	IFSR07	Interrupt Request Cause Select Bit ⁽⁸⁾	0 : Timer B4 1 : UART1 bus collision detection	RW

NOTES:

- 1. When the IFSR16 bit in the IFSR1 register = 0, CAN1 successful transmission and SI/O3 share the vector and interrupt control register. When using the CAN1 successful transmission interrupt, set the IFSR00 bit to "0" (CAN1 successful transmission). When using SI/O3 interrupt, set the IFSR00 bit to "1" (SI/O3).
- 2. When the PCLK6 bit in the PCLKR register = 0, A/D conversion and key input share the vector and interrupt control register. When using the A/D conversion interrupt, set the IFSR01 bit to "0" (A/D conversion). When using the key input interrupt, set the IFSR01 bit to "1" (key input).
- 3. If this bit is set to "0", the software interrupt number 1 is selected CAN0/1 wake-up and the interrupt number 13 is selected CAN0/1 error. If this bit is set to "1", the interrupt number 1 is selected CAN0 wake-up/error and the interrupt number 13 is selected CAN1 wake-up/error.
- 4. When the IFSR17 bit in the IFSR1 register = 0, CAN1 successful reception and SI/O4 share the vector and interrupt control register. When using the CAN1 successful reception interrupt, set the IFSR03 bit to "0" (CAN1 successful reception). When using SI/O4 interrupt, set the IFSR03 bit to "1" (SI/O4).
- 5. Timer B5 and SI/O5 share the vector and interrupt control register. When using the timer B5 interrupt, set the IFSR04 bit to "0" (Timer B5). When using SI/O5 interrupt, set the IFSR04 bit to "1" (SI/O5). The SI/O5 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to "0" (Timer B5).
- 6. Timer B0 and SI/O6 share the vector and interrupt control register. When using the timer B0 interrupt, set the IFSR05 bit to "0" (Timer B0). When using SI/O6 interrupt, set the IFSR05 bit to "1" (SI/O6). The SI/O6 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to "0" (Timer B0).
- 7. Timer B3 and UART0 bus collision detection share the vector and interrupt control register. When using the timer B3 interrupt, set the IFSR06 bit to "0" (Tmer B3). When using UART0 bus collision detection, set the IFSR06 bit to "1" (UART0 bus collision detection).
- 8. Timer B4 and UART1 bus collision detection share the vector and interrupt control register. When using the timer B4 interrupt, set the IFSR07 bit to "0" (Timer B4).

When using UART1 bus collision detection, set the IFSR07 bit to "1" (UART1 bus collision detection).

Figure 10.11 IFSR0 Register



Interrupt Request Cause	Select Register 1
-------------------------	-------------------

b7 b6 b5	b4 b3 b2 b1 b0	Symb IFSR		After Reset 00h	
		Bit Symbol	Bit Name	Function	RW
		IFSR10	INT0 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
		IFSR11	INT1 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
		IFSR12	INT2 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
		IFSR13	INT3 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
		IFSR14	INT4 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
		IFSR15	INT5 Interrupt Polarity Switching Bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
· · · · · · · · · · · · · · · · · · ·		IFSR16	Interrupt Request Cause Select Bit ⁽²⁾	$\begin{array}{l} 0 \ : \ \underline{\text{CAN1}} \ \text{successful transmission/SI/O3} \ {}^{(3)}\\ 1 \ : \ \overline{\text{INT4}} \end{array}$	RW
		IFSR17	Interrupt Request Cause Select Bit ⁽⁴⁾	$\begin{array}{l} 0 \ : \ CAN1 \ successful \ reception/SI/O4 \ {}^{(5)} \\ 1 \ : \ \overline{INT5} \end{array}$	RW

NOTES:

1. When setting this bit to "1" (both edges), make sure the POL bit in the INTOIC to INT5IC register is set to "0" (falling edge).

2. CAN1 successful transmission, SI/O3 and INT4 share the vector and interrupt control register. When using CAN1 successful transmission or SI/O3 interrupt, set the IFSR16 bit to "0" (CAN1 successful transmission, SI/O3). When using INT4 interrupt, set the IFSR16 bit to "1" (INT4). During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is

- "L"), set this bit to "0" (CAN1 successful transmission, SI/O3).
- * Not available memory expansion and microprocessor modes in T/V-ver..
- 3. When setting this bit to "0" (CAN1 successful transmission, SI/O3), make sure the IFSR00 bit in the IFSR0 register is set to "0" (CAN1 successful transmission) or "1" (SI/O3).

And, make sure the POL bit in the C1TRMIC and S3IC registers are set to "0" (falling edge).

4. CAN1 successful recception, SI/O4 and INT5 share the vector and interrupt control register. When using the CAN1 successful reception or SI/O4 interrupt, set the IFSR17 bit to "0" (CAN1 successful reception, SI/O4). When using INT5 interrupt, set the IFSR17 bit to "1" (INT5).

During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is "L"), set this bit to "0" (CAN1 successful reception, SI/O4).

* Not available memory expansion and microprocessor modes in T/V-ver..

5. When setting this bit to "0" (CAN1 successful reception, SI/O4), make sure the IFSR03 bit in the IFSR0 register is set to "0" (CAN1 successful reception) or "1" (SI/O4).

And, make sure the POL bit in the C1TRMIC and S4IC registers are set to "0" (falling edge).

Figure 10.12 IFSR1 Register

Interrupt Request Cause Select Register 2

b7 b6 b5 b4 b3 b2 b1 b0	Symb IFSR		After Reset X0000000b	
	Bit Symbol	Bit Name	Function	RW
	IFSR20	Interrupt Request Cause Select Bit ^{(2) (6)}	0 : Timer A2 1 : INT7	RW
	IFSR21	Interrupt Request Cause Select Bit ^{(3) (6)}	0 : Timer A3 1 : INT6	RW
	IFSR22	Interrupt Request Cause Select Bit ^{(4) (6)}	0 : Timer B1 1 : INT8	RW
	IFSR23	INT6 Interrupt Polarity Switching Bit ⁽¹⁾ ⁽⁶⁾	0 : One edge 1 : Both edges	RW
	IFSR24	INT7 Interrupt Polarity Switching Bit ^{(1) (6)}	0 : One edge 1 : Both edges	RW
	IFSR25	INT8 Interrupt Polarity Switching Bit ^{(1) (6)}	0 : One edge 1 : Both edges	RW
	IFSR26	Interrupt Request Cause Select Bit ⁽⁵⁾	0 : CAN0/1 error 1 : key input	RW
	_ (b7)	Nothing is assigned. When write, When read, its content is indeten		-

NOTES:

1. When setting this bit to "1" (both edges), make sure the POL bit in the INT6IC to INT8IC registers are set to "0" (falling edge). The INT6IC to INT8IC registers are only in the 128-pin version.

In the 100-pin version, make sure the INT6 to INT8 interrupt polarity switching bitis set to "0" (falling edge). 2. Timer A2 and INT7 share the vector and interrupt control register.

When using the timer A2 interrupt, set the IFSR20 bit to "0" (Timer A2). When using INT7 interrupt, set the IFSR20 bit to "1" (INT7).

The INT7 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to "0" (Timer A2). 3. Timer A3 and INT6 share the vector and interrupt control register.

When using the timer A3 interrupt, set the IFSR21 bit to "0" (Timer A3). When using INT6 interrupt, set the IFSR21 bit to "1" (INT6).

The INT6 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to "0" (Timer A3). 4. Timer B1 and INT8 share the vector and interrupt control register.

When using the timer B1 interrupt, set the IFSR22 bit to "0" (Timer B1). When using INT8 interrupt, set the IFSR22 bit to "1" (INT8).

The INT8 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to "0" (Timer B1). 5. When the PCLK6 bit in the PCLKR register = 1, CAN0/1 error and key input share the vector and

interrupt control register. When using the CAN0/1 error interrupt, set the IFSR26 bit to "0" (CAN0/1 error). When using the key input interrupt, set the IFSR26 bit to "1" (key input).

6. When using the INT6 to INT8 interrupts, set these bits after settig the PU37 bit in the PUR3 register to "1".

Figure 10.13 IFSR2 Register



10.7 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8_5 bit in the P8 register. This pin cannot be used as an input port.

10.8 Key Input Interrupt

Of P10_4 to P10_7, a key input interrupt request is generated when input on any of the P10_4 to P10_7 pins which has had the PD10_4 to PD10_7 bits in the PD10 register set to "0" (input) goes low. Key input interrupts can be used as a key-on wake up function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P10_4 to P10_7 as analog input ports. Figure 10.14 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 10.14 Key Input Interrupt Block Diagram

10.9 CAN0/1 Wake-up Interrupt

CAN0/1 wake-up interrupt request is generated when a falling edge is input to CRX0 or CRX1. One interrupt is allocated to CAN0/1. The CAN0/1 wake-up interrupt is enabled only when the PortEn bit = 1 (CTX/CRX function) and Sleep bit = 1 (Sleep mode enabled) in the CiCTLR register (i = 0, 1). Figure 10.15 shows the block diagram of the CAN0/1 wake-up interrupt. Please note that the wake-up message will be lost.




Figure 10.15 CAN0/1 Wake-up Interrupt Block Diagram



10.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register and the AIER20 and AIER21 bits in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to **10.5.7 Saving Registers**). (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 10.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted. Table 10.7 shows the relationship between address match interrupt sources and associated registers.

Note that when using the external bus in 8-bit width, no address match interrupts can be used for external areas. (External bus is available Nomal-ver. only.)

Figure 10.16 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Ins	struction at A	ddress Ind	icated by RI	MADi Regi	ster	Value of PC that is Saved to Stack Area
• 16-bit ope	eration code					Address indicated by RMADi
 Instruction 	n shown belo	ow among	8-bit operati	on code in	structions	register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IMI	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM des	st	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	MOV.B:S #IMM,dest (However, dest = A0 or A1)					
Instructions	s other than	the above				Address indicated by RMADi
						register + 1

Table 10.6 Value of PC That is Saved to Stack Area When Address Match Interrupt Request is Accepted

Value of PC that is saved to stack area: Refer to **10.5.7 Saving Registers**.

Table 10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address Match Interrupt 0	AIER0	RMAD0
Address Match Interrupt 1	AIER1	RMAD1
Address Match Interrupt 2	AIER20	RMAD2
Address Match Interrupt 3	AIER21	RMAD3




Figure 10.16 AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers



11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to "1" (watchdog timer reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to **5.3 Watchdog Timer Reset** for details about watchdog timer reset.

When the main clock, on-chip oscillator clock or PLL clock is selected for CPU clock, the divide-by-n value for the prescaler can be selected to be 16 or 128. If a sub clock is selected for CPU clock, the divide-by-n value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock, on-chip oscillator clock or PLL clock selected for CPU clock

Watchdog timer period = Prescaler dividing (16 or 128) × Watchdog timer count (32768) CPU clock

With sub clock selected for CPU clock

Watchdog timer period = Prescaler dividing (2) × Watchdog timer count (32768) CPU clock

For example, when CPU clock = 16 MHz and the divide-by-n value for the prescaler = 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the block diagram of the watchdog timer. Figure 11.2 shows the watchdog timer-related registers.




Figure 11.1 Watchdog Timer Block Diagram

	Symbol WDC	Address 000Fh	After Reset 00XXXXXXb	
	Bit Symbol	Bit Name	Function	RW
	_ (b4-b0)	High-order Bit of Watchd	og Timer	RO
	_ (b6-b5)	Reserved Bit	Set to "0"	RW
	WDC7	Prescaler Select Bit	0 : Divided by 16 1 : Divided by 128	RW
Watchdog Timer Start	Symbol	Address	After Reset	
	WDTS	000Eh	Indeterminate	
		Funct	ion	RW
	The watchdog	timer is initialized and sta	rts counting after a write instruction to always initialized to "7FFFh" regardless	wo

Figure 11.2 WDC Register and WDTS Register

11.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of runaway.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to "1" (enable writes to the PM1 and PM2 registers).
- (2) Set the PM12 bit in the PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to "1" (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to "0" (disable writes to the PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to "1" results in the following conditions:

• The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

Watchdog timer period =

Watchdog timer count (32768) on-chip oscillator clock

- The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.

12. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8- or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 12.1 shows the block diagram of the DMAC. Table 12.1 shows the DMAC specifications. Figures 12.2 to 12.4 show the DMAC related-registers.




Figure 12.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0, 1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register = 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to **12.4 DMA Request**.

Table 12.1 DMAC Specifications

Ite	em	Specification		
No. of Channel	S	2 (cycle steal method)		
Transfer Memo	ry Space	• From any address in the 1-Mbyte space to a fixed address		
		 From a fixed address to any address in the 1-Mbyte space 		
		 From a fixed address to a fixed address 		
Maximum No. of	Bytes Transferred	128 Kbytes (with 16-bit transfer) or 64 Kbytes (with 8-bit transfer)		
DMA Request I	Factors (1) (2)	Falling edge of INT0 or INT1		
		Both edge of INT0 or INT1		
		Timer A0 to timer A4 interrupt requests		
		Timer B0 to timer B5 interrupt requests		
		UART0 transfer, UART0 reception interrupt requests		
		UART1 transfer, UART1 reception interrupt requests		
		UART2 transfer, UART2 reception interrupt requests		
		SI/O3, SI/O4 interrupt requests		
		A/D conversion interrupt requests		
		Software triggers		
Channel Priorit	у	DMA0 > DMA1 (DMA0 takes precedence)		
Transfer Unit		8 bits or 16 bits		
Transfer Addre	ss Direction	forward or fixed (The source and destination addresses cannot both be		
		in the forward direction.)		
Transfer Mode	Single Transfer	Transfer is completed when the DMAi transfer counter underflows		
		after reaching the terminal count.		
	Repeat Transfer	When the DMAi transfer counter underflows, it is reloaded with the value		
		of the DMAi transfer counter reload register and a DMA transfer is		
		continued with it.		
DMA Interrupt I	Request	When the DMAi transfer counter underflowed		
Generation Tim	ning			
DMA Start Up		Data transfer is initiated each time a DMA request is generated when the		
		The DMAE bit in the DMAiCON register = 1 (enabled).		
DMA Shutdown	Single Transfer	 When the DMAE bit is set to "0" (disabled) 		
		 After the DMAi transfer counter underflows 		
	Repeat Transfer	When the DMAE bit is set to "0" (disabled)		
Reload Timing	for Forward	When a data transfer is started after setting the DMAE bit to "1" (enabled),		
Address Pointe	er and Transfer	the forward address pointer is reloaded with the value of the SARi or the		
Counter		DARi pointer whichever is specified to be in the forward direction and the		
		DMAi transfer counter is reloaded with the value of the DMAi transfer		
		counter reload register.		
DMA Transfer (Cycles	Minimum 3 cycles between SFR and internal RAM		
Reload Timing Address Pointe Counter	Repeat Transfer for Forward er and Transfer	 When the DMAE bit is set to "0" (disabled) After the DMAi transfer counter underflows When the DMAE bit is set to "0" (disabled) When a data transfer is started after setting the DMAE bit to "1" (enable the forward address pointer is reloaded with the value of the SARi or DARi pointer whichever is specified to be in the forward direction and DMAi transfer counter is reloaded with the value of the DMAi transfer counter is reloaded with the value of the DMAi transfer counter is reloaded with the value of the DMAi transfer counter is reloaded with the value of the DMAi transfer counter is reloaded with the value of the DMAi transfer counter reload register. 		

i = 0, 1

NOTES:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 0020h to 003Fh) are accessed by the DMAC.

DMA0 Requ	iest Caus	e Select Ro	egister				
b7 b6 b5 b4 b3	3 b2 b1 b0	Symbol DM0SL		ddress 03B8h	After Reset 00h		
		Bit Symbol	Bit N	lame	Functio	n	RW
		DSEL0					RW
		DSEL1	DMA Requ	est Cause			RW
		DSEL2	Select Bit		See NOTE 1		RW
		DSEL3					RW
		(b5-b4)		assigned. W , their conter	l /hen write, set to "0". hts are "0".		-
		DMS	DMA Requ Expansion		0 : Basic cause of requ 1 : Extended cause of		RW
		DSR	Software D Request Bi		A DMA request is gene this bit to "1" when the (basic cause) and the D bits are "0001b" (softw The value of this bit wh	e DMS bit is "0" DSEL3 to DSEL0 are trigger).	RW
	iner describe		-		ion of the DMS bit and th	ne DSEL3 to DSE	_0 bits
0000b	Falling edge		request)				
00000		e ot lin i u din		—	tended cause of request)		
0001b	Software trig						
0001b 0010b	Software trig Timer A0				tended cause of request)		
0001b 0010b 0011b	Software trig Timer A0 Timer A1				tended cause of request)		
0001b 0010b 0011b 0100b	Software trig Timer A0 Timer A1 Timer A2				tended cause of request)		
0001b 0010b 0011b 0100b 0101b	Software trig Timer A0 Timer A1 Timer A2 Timer A3						
0001b 0010b 0011b 0100b 0101b 0101b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4			— — — — — — — — — — —			
0001b 0010b 0011b 0100b 0101b 0101b 0110b 0111b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0			— — — — — Two edges of Timer B3			
0001b 0010b 0011b 0100b 0101b 0110b 0110b 0111b 1000b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1						
0001b 0010b 0011b 0100b 0101b 0110b 0111b 1000b 1001b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2	gger		— — — — — Two edges of Timer B3			
0001b 0010b 0011b 0100b 0101b 0110b 0110b 0111b 1000b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1	gger					
0001b 0010b 0011b 0100b 0101b 0110b 0111b 1000b 1001b 1001b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tran	gger smit					
0001b 0010b 0011b 0100b 0101b 0101b 0111b 0011b 1000b 1001b 1010b 1011b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tran UART0 rece	gger Ismit eive smit					
0001b 0010b 0011b 0100b 0101b 0101b 0111b 1000b 1001b 1001b 1010b 1011b 1010b	Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tran UART0 trace UART2 tran	gger ismit eive ismit eive sismit		 Two edges of Timer B3 Timer B4 Timer B5 			

Figure 12.2 DM0SL Register



DMA1 Re	equest Caus	e Select Re	egister		
b7 b6 b5 b	4 b3 b2 b1 b0	Symbol DM1SL	Address 03BAh	After Reset 00h	
		Bit Symbol	Bit Name	Function	RW
	·	DSEL0			RW
	· · · · · · · · · · · · · · · · · · ·	DSEL1	DMA Request Cause	See NOTE 1	RW
	,	DSEL2	Select Bit		RW
		DSEL3			RW
		_ (b5-b4)	Nothing is assigned. W When read, their conter		-
		DMS	DMA Request Cause Expansion Select Bit	0 : Basic cause of request 1 : Extended cause of request	RW
		DSR	Software DMA Request Bit	A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic cause) and the DSEL3 to DSEL0 bits are "0001b" (software trigger). The value of this bit when read is "0".	RW

NOTE:

1. The causes of DMA1 requests can be selected by a combination of the DMS bit and the DSEL3 to DSEL0 bits in the manner described below.

DSEL3 to DSEL0 Bits	DMS = 0 (basic cause of request)	DMS = 1 (extended cause of request)
0000b	Falling edge of INT1 pin	_
0001b	Software trigger	—
0010b	Timer A0	—
0011b	Timer A1	—
0100b	Timer A2	_
0101b	Timer A3	SI/O3
0110b	Timer A4	SI/O4
0111b	Timer B0	Two edges of INT1 pin
1000b	Timer B1	_
1001b	Timer B2	—
1010b	UART0 transmit	—
1011b	UART0 receive/ACK0	—
1100b	UART2 transmit	—
1101b	UART2 receive/ACK2	—
1110b	A/D conversion	_
1111b	UART1 transmit/ACK1	_


DMAi Control Register (i = 0, 1)

•				
b7 b6 b5 b4 b3 b2 b1 b0	Symbol DM0CON DM1CON		After Reset 00000X00b 00000X00b	
	Bit Symbol	Bit Name	Function	RW
	DMBIT	Transfer Unit Bit Select Bit	0 : 16 bits 1 : 8 bits	RW
	DMASL	Repeat Transfer Mode Select Bit	0 : Single transfer 1 : Repeat transfer	RW
	DMAS	DMA Request Bit	0 : DMA not requested 1 : DMA requested	RW ⁽¹⁾
	DMAE	DMA Enable Bit	0 : Disabled 1 : Enabled	RW
,	DSD	Source Address Direction Select Bit ⁽²⁾	0 : Fixed 1 : Forward	RW
	DAD	Destination Address Direction Select Bit ⁽²⁾	0 : Fixed 1 : Forward	RW
· · · · · · · · · · · · · · · · · · ·	_ (b7-b6)	Nothing is assigned. When When read, their contents a		-
NOTES:				

1. The DMAS bit can be set to "0" by writing "0" in a program. (This bit remains unchanged even if "1" is written.) 2. At least one of the DAD and DSD bits must be "0" (address direction fixed).

Figure 12.3 DM1SL Register, DM0CON and DM1CON Registers

	(b16)(b15) b0 b7	(b8) b0 b7 b0	Symbol	Address	After R	ocot
			SAR0 002	2h to 0020h 2h to 0030h	Indeterm Indeterm	inat
		Function		Setting Ra	ange	RW
		- Set the source address of transfer		00000h to FF	FFFh	RW
		Nothing is assigned. When write, set to When read, their contents are "0".		I		-
If the DS If the DS this regi DMAi Desti	D bit is "1" (forv D bit is "1" and " ster. Otherwis	(DMA disabled). ward direction), this register can be writte the DMAE bit is "1" (DMA enabled), the D se, the value written to it can be read tter (i = 0, 1) $^{(1)}$	DMAi forward ad		n be read	l fro
(b23) (b19) b7 b3	(b16)(b15) b0 b7	(b8) b0 b7 b0	DAR0 002	Address 6h to 0024h 6h to 0034h	After R Indeterm Indeterm	inat
		Function		Setting Ra		RV
		- Set the destination address of transfer		00000h to FF	-	RV
		Nothing is assigned. When write, set to When read, their contents are "0".	כ "0".			_
DMiCON	l register is "0" (D bit is "1" (forv D bit is "1" and t	CON register is "0" (fixed), this register c (DMA disabled). vard direction), this register can be writte the DMAE bit is "1" (DMA enabled), the D se, the value written to it can be read	en to at any time DMAi forward ad			
If the DA this regi	sfer Counte		TCR0 002	Address 29h, 0028h	After R Indeterm	inat
If the DA this regi DMAi Trans	sfer Counte		TCR0 002		Indeterm Indeterm	inat





12.1 Transfer Cycle

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory expansion and microprocessor modes, it is also affected by the BYTE pin level ⁽¹⁾. Furthermore, the bus cycle itself is extended by a software wait or RDY signal ⁽²⁾.

NOTES:

- 1. Not available memory expansion and microprocessor modes in T/V-ver..
- 2. Not available the bus control pins in T/V-ver..

12.1.1 Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

12.1.2 Effect of BYTE Pin Level (1)

During memory expansion and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

NOTE:

1. Not available the bus control pins in T/V-ver..

12.1.3 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 12.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16-bit unit using an 8-bit bus ((2) on Figure 12.5), two source read bus cycles and two destination write bus cycles are required.

12.1.4 Effect of RDY Signal (1)

During memory expansion and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\text{RDY}}$ signal. Refer to **7.2.6** $\overline{\text{RDY}}$ Signal.

NOTE:

1. Not available the bus control pins in T/V-ver..

Address bus RD signal WR signal	CPU use	Source	Destinatior	Dumm				
			\		у <u>х</u>	CPU use		
WR signal								
1								
Data bus	CPU use	Sou	rce Des		Dummy cycle	CPU use		
	ansfer unit is t is 16 bits an	16 bits and d an 8-bit b	the source a	address of tr	ansfer is ar	n odd addre	ess, or wher	ו the
BCLK								
Address bus	CPU use	Source	Source + 1	Destination	Dummy cycle		use	
RD signal								
WR signal								
Data bus	CPU use	Sou	Irce Source + 1	Destinat		ummy cle	Juse	
BCLK Address bus	CPU use	Sou	Irce	Destination	Dummy cycle	СРЦ	luse]
RD signal						/		
WR signal								
Data bus	CPU use	X	Source	Destinat	ion Du	Immy cle	Juse	
4) When the s	ource read cy	cle under c	ondition (2) h	nas one wait	state inse	ted		
BCLK								7
Address bus	CPU use	Sou	urce	Source + 1	Des	tination	Dummy cycle	PU use
RD signal				1				
WR signal								
Data	CPU use		Source	Source	+ 1	Destination	Dummy cycle	′ Хсри



RENESAS

12.2 DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible.

Table 12.2 shows the number of DMA transfer cycles. Table 12.3 shows the coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles \times j + No. of write cycles \times k

Table 12.2 DMA Transfer Cycles

Transfer Unit	Bus Width	Access Address	Single-cl	nip Mode	Memory Expansion Mode Microprocessor Mode ⁽¹⁾		
	Bus Wiath		No. of Read Cycles	No. of Write Cycles	No. of Read Cycles	No. of Write Cycles	
	16 bits	Even	1	1	1	1	
8-bit Transfer	(BYTE = L)	Odd	1	1	1	1	
(DMBIT =1)	8 bits	Even	-	-	1	1	
	(BYTE= H)	Odd	-	-	1	1	
	16 bits	Even	1	1	1	1	
16-bit Transfer	(BYTE =L)	Odd	2	2	2	2	
(DMBIT = 0)	8 bits	Even	-	-	2	2	
	(BYTE = H)	Odd	-	-	2	2	

-: This condition does not exist.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

		Interna	al Area				Exte	ernal Are	a ⁽³⁾		
	Internal R	OM, RAM	SI	FR		Separa	ate Bus		Mu	ltiplexed	Bus
	No Wait	With Wait	1 \N/ait ⁽¹⁾	2 Waite ⁽¹⁾	No Wait	V	/ith Wait	(2)	٧	Vith Wait	(2)
	NO Walt	vviui vvait	I Wall	2 Waits	NU Wall	1 Wait	2 Waits	3 Waits	1 Wait	2 Waits	3 Waits
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

NOTES:

1. Depends on the set value of the PM20 bit in the PM2 register.

2. Depends on the set value of the CSE register.

3. Not available external area in T/V-ver..



12.3 DMA Enable

When a data transfer starts after setting the DMAE bit in the DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in the DMiCON register is "1" (forward) or the DARi register value when the DAD bit in the DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write "1" to the DMAE bit and DMAS bit in the DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

12.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits in the DMiSL register (i = 0, 1) on either channel. Table 12.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

	DMAS Bit in DMiCON Register			
DMA Factor	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"		
Software Trigger	When the DSR bit in the DMiSL register	Immediately before a data transfer starts		
	is set to "1"	• When set by writing "0" in a program		
Peripheral Function	When the interrupt control register for			
	the peripheral function that is selected			
	by the DSEL3 to DSEL0 and DMS bits			
	in the DMiSL register has its IR bit set to "1".			

Table 12.4	Timing at Which	DMAS bit Changes State
	Thinking at Willon	Diffice bit offunges office

i = 0, 1

12.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1.

The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period.

Figure 12.6 shows an example of DMA transfer effected by external factors.

In Figure 12.6, DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 12.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.

Refer to 7.2.7 HOLD Signal for details about bus arbitration between the CPU and DMA (Normal-ver. only).




Figure 12.6 DMA Transfer by External Factors



13. Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc.

Figures 13.1 and 13.2 show block diagrams of Timer A and Timer B configuration, respectively.




Figure 13.1 Timer A Configuration



M16C/6N Group (M16C/6NK, M16C/6NM)




Figure 13.2 Timer B Configuration



13.1 Timer A

Figure 13.3 shows a block diagram of the timer A. Figures 13.4 to 13.6 show the timer A-related registers. The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode:
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.

The timer counts an internal count source.

- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "0000h."
- Pulse width modulation mode: The timer outputs pulses in a given width successively.





Figure 13.3 Timer A Block Diagram






The same applies when the 8 high-order bits in the TAi register are set to "00h" while operating as an 8-bit pulse width modulator.

Figure 13.4 TA0MR to TA4MR Registers and TA0 to TA4 Registers

RENESAS



NOTES:

1. Use the MOV instruction to write to this register.

2. Make sure the port direction bits for the TA2IN to TA4IN and TA2OUT to TA4OUT pins are set to "0" (input mode).

3. When not using the two-phase pulse signal processing function, set the corresponding bit to timer A2 to timer A4 to "0".

Figure 13.5 TABSR Register and UDF Register



One-Shot Start Flag				
b7 b6 b5 b4 b3 b2 b1 b0	Symbo ONSF		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	TA0OS	Timer A0 One-Shot Start Flag	The timer starts counting by setting	RW
	TA1OS	Timer A1 One-Shot Start Flag	this bit to "1" while the TMOD1 to TMOD0 bits in the TAiMR register (i =	RW
	TA2OS	Timer A2 One-Shot Start Flag	0 to 4) = 10b (one-shot timer mode)	RW
	TA3OS	Timer A3 One-Shot Start Flag	and the MR2 bit in the TAiMR register = 0 (TAiOS bit enabled).	RW
	TA4OS	Timer A4 One-Shot Start Flag	When read, its content is "0".	RW
	TAZIE	Z-phase Input Enable Bit	0 : Z-phase input disabled 1 : Z-phase input enabled	RW
	TA0TGL	Timer A0 Event/Trigger	^{b7 b6} 0 0 : Input on TA0IN is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾	RW
	TA0TGH	Select Bit	1 0 : TA4 is selected ⁽²⁾ 1 1 : TA1 is selected ⁽²⁾	RW

NOTES:

1. Make sure the PD7_1 bit in the PD7 register is set to "0" (input mode).

2. Over flow or under flow.

Trigger Select Register

	-				
b7 b6 b5 b4 b3 b2	b1 b0	Symbol TRGSR		After Reset 00h	
		Bit Symbol	Bit Name	Function	RW
		TA1TGL	Timer A1 Event/Trigger	0 0 : Input on TA1IN is selected ⁽¹⁾	RW
		TA1TGH	Select Bit	1 0 : TAO is selected ⁽²⁾ 1 1 : TA2 is selected ⁽²⁾	RW
	[TA2TGL	Timer A2 Event/Trigger	b3 b2 0 0 : Input on TA2IN is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾	RW
·	TRGSR 0383h 00h Bit Symbol Bit Name Function TA1TGL Timer A1 Event/Trigger 0 0 : Input on TA1IN is selected (1) TA1TGH Timer A1 Event/Trigger 0 0 : Input on TA1IN is selected (2) TA1TGH Timer A1 Event/Trigger 0 0 : Input on TA1IN is selected (2) TA1TGH Timer A2 Event/Trigger 0 0 : Input on TA2IN is selected (2) TA2TGL Timer A2 Event/Trigger 0 0 : Input on TA2IN is selected (2) TA3TGH Timer A3 Event/Trigger 0 0 : Input on TA3IN is selected (2) TA3TGL Timer A3 Event/Trigger 0 0 : Input on TA3IN is selected (2) TA3TGL Timer A3 Event/Trigger 0 0 : Input on TA3IN is selected (2) TA4TGL Timer A4 Event/Trigger 0 0 : Input on TA4IN is selected (2) TA4TGL Timer A4 Event/Trigger 0 0 : Input on TA4IN is selected (1) 0 1 : TB2 is selected (2) 1 1 : TA4 is selected (2) 1 1 : TA4 is selected (2)	RW			
		TA3TGL	Timer A3 Event/Trigger	0 0 : Input on TA3IN is selected ⁽¹⁾	RW
		TA3TGH	Select Bit	1 0 : TA2 is selected ⁽²⁾	RW
	[TA4TGL	Timer A4 Event/Trigger	0 0 : Input on TA4IN is selected ⁽¹⁾	RW
	[TA4TGH	Select Bit	1 0 : TA3 is selected ⁽²⁾ 1 1 : TA0 is selected ⁽²⁾	RW

NOTES:

1. Make sure the port direction bits for the TA1IN to TA4IN pins are set to "0" (input mode). 2. Over flow or under flow.

Clock Prescaler Reset Flag




Figure 13.6 ONSF Register, TRGSR Register and CPSRF Register

RENESAS

13.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally. Table 13.1 lists specifications in timer mode. Figure 13.7 shows TAiMR register in timer mode.

Item	Specification		
Count Source	f1, f2, f8, f32, fC32		
Count Operation	Down-count		
	• When the timer underflows, it reloads the reload register contents and continues counting		
Divide Ratio	1/(n+1) n: set value of the TAi register 0000h to FFFFh		
Count Start Condition	Set the TAiS bit in the TABSR register to "1" (start counting)		
Count Stop Condition	Set the TAiS bit to "0" (stop counting)		
Interrupt Request Generation Timing	Timer underflow		
TAiIN Pin Function	I/O port or gate input		
TAiOUT Pin Function	I/O port or pulse output		
Read from Timer	Count value can be read by reading the TAi register		
Write to Timer	When not counting and until the 1st count source is input after counting start		
	Value written to the TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to the TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		
Select Function	Gate function		
	Counting can be started and stopped by an input signal to TAiIN pin		
	Pulse output function		
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.		
	When TAiS bit is set to "0 " (stop counting), the pin outputs a low.		

Table 13.1 Specifications in Timer Mo	ode	Timer I	in	Specifications	Table 13.1
---------------------------------------	-----	---------	----	----------------	------------

i = 0 to 4

7 b6 b5 b4 b3 b2 b1 b0 0<		nbol Address o TA4MR 0396h to 039	After Reset 9Ah 00h	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation Mode	b1 b0	RW
	TMOD1	Select Bit	0 0 : Timer mode	RW
	MR0	Pulse Output Function Select Bit	0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (TAiOUT pin is a pulse output pin)	RW
	MR1	Onto Function Onland Dia	Gate function not available (TAilN pin functions as I/O port) 1 0 : Counts while input on the TAilN pin	RW
	MR2	Gate Function Select Bit	 1 1 : Counts while input on the TAIN pin is low ⁽¹⁾ 1 1 : Counts while input on the TAIN pin is high ⁽¹⁾ 	
	MR3	Set to "0" in timer mode		RW
	TCK0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 13.7 TA0MR to TA4MR Registers in Timer Mode



13.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 13.2 lists specifications in event counter mode (when not processing two-phase pulse signal). Figure 13.8 shows TAiMR register in event counter mode (when not processing two-phase pulse signal). Table 13.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 13.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Item	Specification			
Count Source	• External signals input to TAiIN pin (effective edge can be selected in program)			
	Timer B2 overflows or underflows,			
	Timer Aj overflows or underflows,			
	Timer Ak overflows or underflows			
Count Operation	• Up-count or down-count can be selected by external signal or program			
	• When the timer overflows or underflows, it reloads the reload register			
	contents and continues counting. When operating in free-running mode,			
	the timer continues counting without reloading.			
Divided Ratio	1/ (FFFFh - n + 1) for up-count			
	1/ (n + 1) for down-count n : set value of the TAi register 0000h to FFFFh			
Count Start Condition	Set the TAiS bit in the TABSR register to "1" (start counting)			
Count Stop Condition	Set the TAiS bit to "0" (stop counting)			
Interrupt Request Generation Timing	Timer overflow or underflow			
TAiIN Pin Function	I/O port or count source input			
TAiOUT Pin Function	I/O port, pulse output, or up/down-count select input			
Read from Timer	Count value can be read by reading the TAi register			
Write to Timer	When not counting and until the 1st count source is input after counting start			
	Value written to the TAi register is written to both reload register and counter			
	 When counting (after 1st count source input) 			
	Value written to the TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select Function	Free-run count function			
	Even when the timer overflows or underflows, the reload register content			
	is not reloaded to it			
	Pulse output function			
	Whenever the timer underflows or underflows, the output polarity of			
	TAiOUT pin is inverted.			
	When TAiS bit is set to "0" (stop counting), the pin outputs a low.			
= 0 to 4				

Table 13.2	Specifications in Even	t Counter Mode (w	hen not processing	two-phase pulse signal)

i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1		TAC	Symbol Addr DMR to TA4MR 0396h to		
		Bit Symbol	Bit Name	Function	RW
		TMOD0	Operation Mode Select Bit	b1 b0	RW
	•	TMOD1	Operation mode deleter bit	0 1 : Event counter mode ⁽¹⁾	RW
		MR0	Pulse Output Function Select Bit	 0 : Pulse is not output (TAiOUT pin functions as I/O port) 1 : Pulse is output (TAiOUT pin functions as pulse output pin) 	RW
		MR1	Count Polarity Select Bit (2)	0 : Counts falling edge of external signal 1 : Counts rising edge of external signal	
		MR2	Up/Down Switching Cause Select Bit	0 : UDF register 1 : Input signal to TAiOUT pin ⁽³⁾	RW
		MR3	Set to "0" in event counter mode		RW
		TCK0	Count Operation Type Select Bit	0 : Reload type 1 : Free-run type	RW
		TCK1	Can be "0" or "1" when not	using two-phase pulse signal processing.	RW

2. Effective when the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are "00b" (TAiIN pin input). 3. Count down when input on TAiOUT pin is low or count up when input on that pin is high. The port direction bit for TAiOUT pin is set to "0" (input mode).

Figure 13.8 TA0MR to TA4MR Registers in Event Counter Mode (when not using two-phase pulse signal processing)



Table 13.3	Specifications in Event	Counter Mode (when	processing two-p	ohase pulse signal wi	th timers A2, A3 and A4)
------------	-------------------------	--------------------	------------------	-----------------------	--------------------------

Item	Specification
Count Source	• Two-phase pulse signals input to TAiIN or TAiOUT pins
Count Operation	• Up-count or down-count can be selected by two-phase pulse signal
	• When the timer overflows or underflows, it reloads the reload register
	contents and continues counting. When operating in free-running mode,
	the timer continues counting without reloading.
Divide Ratio	1/ (FFFFh - n + 1) for up-count
	1/ (n + 1) for down-count n : set value of the TAi register 0000h to FFFF
Count Start Condition	Set the TAiS bit in the TABSR register to "1" (start counting)
Count Stop Condition	Set the TAiS bit to "0" (stop counting)
Interrupt Request Generation Timing	Timer overflow or underflow
TAiIN Pin Function	Two-phase pulse input
TAiOUT Pin Function	Two-phase pulse input
Read from Timer	Count value can be read by reading the TAi register
Write to Timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	• When counting (after 1st count source input)
	Value written to TAi register is written to reload register
	(Transferred to counter when reloaded next)
Select Function (1)	Normal processing operation (timer A2 and timer A3)
	The timer counts up rising edges or counts down falling edges on TAjIN
	pin when input signals on TAjOUT pin is "H".
	Up- Up- Up- Down- Down- count count count count count
	• Multiply-by-4 processing operation (timer A3 and timer A4)
	If the phase relationship is such that TAkIN pin goes "H" when the input
	signal on TAkOUT pin is "H", the timer counts up rising and falling edges
	on TAkOUT and TAkIN pins. If the phase relationship is such that TAkIN
	pin goes "L" when the input signal on TAkOUT pin is "H", the timer counts
	down rising and falling edges on TAkOUT and TAkIN pins.
	Count up all edges Count down all edges
	Count up all edges Count down all edges
	Counter initialization by Z-phase input (timer A3)
	The timer count value is initialized to "0" by Z-phase input.
i = 2 to 4	
i = 2, 3	
k = 3, 4	

NOTE:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

RENESAS

b6 b5 b4 b3 b2 b1 0 1 0 0 0		Syml TA2MR t	ool Address to TA4MR 0398h to 039	After Reset Ah 00h	
		Bit Symbol	Bit Name	Function	RW
		TMOD0	Operation Mode Select Bit	b1 b0	RW
		TMOD1	Operation mode Select Bit	0 1 : Event counter mode	RW
		MR0	To use two-phase pulse signal processing, set this bit to "0".		RV
MR1 MR2 MR3		MR1	· · · · · · · · · · · · · · · · · · ·		RV
		MR2	To use two-phase pulse signal processing, set this bit to "1". To use two-phase pulse signal processing, set this bit to "0".		RW
		MR3			RW
		TCK0	Count Operation Type Select Bit	0 : Reload type 1 : Free-run type	RW
		TCK1	Two-Phase Pulse Signal Processing Operation Select Bit ^{(1) (2)}	0 : Normal processing operation 1 : Multiply-by-4 processing operation	R٧

Set the TAiP bit in the UDF register to "1" (two-phase pulse signal processing function enabled). • Set the TAITGH and TAITGL bits in the TRGSR register to "00b" (TAIIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to "0" (input mode).

Figure 13.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



13.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the ZP pin.

Counter initialization by Z-phase input is enabled by writing "0000h" to the TA3 register and setting the TAZIE bit in the ONSF register to "1" (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be selected to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 13.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z-phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 13.10 Two-phase Pulse (A phase and B phase) and Z Phase



13.1.3 One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts up and continues operating for a given period. Table 13.4 lists specifications in one-shot timer mode. Figure 13.11 shows the TAiMR register in the one-shot timer mode.

Item	Specification
Count Source	f1, f2, f8, f32, fC32
Count Operation	Down-count
	• When the counter reaches 0000h, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide Ratio	1/n n : set value of the TAi register 0000h to FFFFh
	However, the counter does not work if the divide-by-n value is set to 0000h.
Count Start Condition	The TAiS bit in the TABSR register = 1 (start counting) and one of the following
	triggers occurs.
	 External trigger input from the TAIIN pin
	Timer B2 overflow or underflow,
	Timer Aj overflow or underflow,
	Timer Ak overflow or underflow
	• The TAiOS bit in the ONSF register is set to "1" (timer starts)
Count Stop Condition	When the counter is reloaded after reaching "0000h"
	 TAiS bit is set to "0" (stop counting)
Interrupt Request Generation Timing	When the counter reaches "0000h"
TAiIN Pin Function	I/O port or trigger input
TAiOUT Pin Function	I/O port or pulse output
Read from Timer	An indeterminate value is read by reading the TAi register
Write to Timer	When not counting and until the 1st count source is input after counting start
	Value written to the TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to the TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select Function	Pulse output function
	The timer outputs a low when not counting and a high when counting.


i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4

b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0 1 0	Syn TA0MR t	nbol Address to TA4MR 0396h to 039	After Reset Ah 00h	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	On continue Marsha Onland Dit	b1 b0	RW
· · · · · · · · · · · · · · · · · · ·	TMOD1	Operation Mode Select Bit	1 0 : One-shot timer mode	RW
	MR0	Pulse Output Function Select Bit	 0 : Pulse is not output (TAio∪⊤ pin functions as I/O port) 1 : Pulse is output (TAio∪⊤ pin functions as a pulse output pin) 	RW
	MR1	External Trigger Select Bit ⁽¹⁾	0 : Falling edge of input signal to TAilN pin ⁽²⁾ 1 : Rising edge of input signal to TAilN pin ⁽²⁾	RW
	MR2	Trigger Select Bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
MR		Set to "0" in one-shot timer mode		RW
	TCK0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1	Count Source Select Bit	1 0 : f32 1 1 : fC32	RW

2. The port direction bit for the TAiIN pin is set to "0" (input mode).





13.1.4 Pulse Width Modulation (PWM) Mode

In pulse width modulation mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator.

Table 13.5 lists specifications in pulse width modulation mode. Figure 13.12 shows TAiMR register in pulse width modulation mode.

Figures 13.13 and 13.14 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates, respectively.

Specification			
f1, f2, f8, f32, fC32			
• Down-count (operating as an 8-bit or a 16-bit pulse width modulator)			
• The timer reloads a new value at a rising edge of PWM pulse and continues counting			
 The timer is not affected by a trigger that occurs during counting 			
High level width n / fj n : set value of the TAi register			
• Cycle time (2 ¹⁶ -1) / fj fixed fj : count source frequency (f1, f2, f8, f32, fC32)			
• High level width $n \times (m+1) / f_j$ n : set value of the TAi register high-order address			
• Cycle time (2 ⁸ -1) \times (m+1) / fj m : set value of the TAi register low-order address			
• The TAiS bit in the TABSR register is set to "1" (start counting)			
 The TAiS bit = 1 and external trigger input from the TAiIN pin 			
 The TAiS bit = 1 and one of the following external triggers occurs 			
Timer B2 overflow or underflow,			
Timer Aj overflow or underflow,			
Timer Ak overflow or underflow			
The TAiS bit is set to "0" (stop counting)			
On the falling edge of the PWM pulse			
I/O port or trigger input			
Pulse output			
An indeterminate value is read by reading the TAi register			
• When not counting and until the 1st count source is input after counting start			
Value written to the TAi register is written to both reload register and counter			
• When counting (after 1st count source input)			
Value written to the TAi register is written to only reload register			

(Transferred to counter when reloaded next)

Table 13.5	Specifications	in Pulse	Width	Modulation	Mode
10010	opoonioanonio				

i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4



b6 b5 b4 b3 b2 b1 b0 1<		ymbol Addres R to TA4MR 0396h to 0		
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation Mode	ыно 1 1 : PWM mode	RW
	TMOD1	Select Bit		RW
	MR0	Pulse Output Function Select Bit ⁽³⁾	 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (TAiOUT pin is a pulse output pin) 	RW
MR1		External Trigger Select Bit ⁽¹⁾	0 : Falling edge of input signal to TAilN pin $^{(2)}$ 1 : Rising edge of input signal to TAilN pin $^{(2)}$	RW
	MR2	Trigger Select Bit	0 : Write "1" to TAiS bit in the TABSR register 1 : Selected by TAiTGH to TAiTGL bits	RW
MR3		16/8-Bit PWM Mode Select Bit	0 : Functions as a 16-bit pulse width modulator 1 : Functions as an 8-bit pulse width modulator	RW
	TCK0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
тск1			1 0 : f32 1 1 : fC32	RW

1. Effective when the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are "00b" (TAiIN pin input).

2. The port direction bit for the TAilN pin is set to "0" (input mode).

3. Set to "1" (pulse is output), PWM pulse is output.

Figure 13.12 TA0MR to TA4MR Registers in Pulse Width Modulation Mode



M16C/6N Group (M16C/6NK, M16C/6NM)




Figure 13.13 Example of 16-bit Pulse Width Modulator Operation




Figure 13.14 Example of 8-bit Pulse Width Modulator Operation

13.2 Timer B

Figure 13.15 shows a block diagram of the timer B. Figures 13.16 and 13.17 show the timer B-related registers.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits in the TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode
- Event counter mode

- : The timer counts an internal count source.
- : The timer counts pulses from an external device or over flows or underflows of other timers.
- Pulse period/pulse width measuring mode : The timer measures pulse period or pulse width of an external signal.




Figure 13.15 Timer B Block Diagram




b6 b5	b4 b3 b2	2 b1 b0	Syn TB0MR t TB3MR t					
		[Bit Symbol		Bit Name	Func	tion	RW
			TMOD0	Oper	ation Mode Select Bit	0 0 : Timer mode 0 1 : Event counter		RW
			TMOD1	Open	ation Mode Select Bit	1 0 : Pulse period measurement mode, pulse width measurement mode 1 1 : Do not set a value		RW
		[MR0					RW
			MR1					RW
			MR2	Funct	tion varies with each o	peration mode		RW (1
								_ (2)
			MR3					RO
			TCK0			Function varies with	each operation	RW
		- F		Coun	t Source Select Bit	I unclion valies with	ouon operation	
. Tim	er B0, time er B1, time		TCK1 ler B4, timer B		t Source Select Bit	mode		RW
. Tim . Tim	er B1, time	er B2, tim	$= 0 \text{ to } 5)^{(1)}$	5. (1)	Symbol TB0 TB1 TB2 TB3 TB4 TB5	Address 0391h, 0390h 0393h, 0392h 0395h, 0394h 01D1h, 01D0h 01D3h, 01D2h 01D5h, 01D4h	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	RW
Tim Tim	er B1, time	er B2, tim ister (i	er B4, timer B	5. (1)	Symbol TB0 TB1 TB2 TB3 TB4 TB5	Address 0391h, 0390h 0393h, 0392h 0395h, 0394h 01D1h, 01D0h 01D3h, 01D2h	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	RW
. Tim . Tim	er B1, time	er B2, tim ister (i	$= 0 \text{ to } 5)^{(1)}$	5. (1) 	Symbol TB0 TB1 TB2 TB3 TB4 TB5	Address 0391h, 0390h 0393h, 0392h 0395h, 0394h 01D1h, 01D0h 01D3h, 01D2h 01D5h, 01D4h ction urce by n + 1	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	
. Tim	er B1, time	er B2, tim ister (i	er B4, timer B = 0 to 5) ($Mode$	5. (1) 	Symbol TB0 TB1 TB2 TB3 TB4 TB5 Fund Divide the count so	Address 0391h, 0390h 0393h, 0392h 0395h, 0394h 01D1h, 01D0h 01D3h, 01D2h 01D5h, 01D4h ction urce by n + 1	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Setting Range	RW

2. The timer counts pulses from an external device or overflows or underflows of other timers.

Figure 13.16 TB0MR to TB5MR Registers and TB0 to TB5 Registers







13.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally.

Table 13.6 lists specifications in timer mode. Figure 13.18 shows TBiMR register in timer mode.

Item	Specification			
Count Source	f1, f2, f8, f32, fC32			
Count Operation	Down-count			
	• When the timer underflows, it reloads the reload register contents and			
	continues counting			
Divide Ratio	1/(n+1) n: set value of the TBi register 0000h to FFFFh			
Count Start Condition	Set the TBiS bit ⁽¹⁾ to "1" (start counting)			
Count Stop Condition	Set the TBiS bit to "0" (stop counting)			
Interrupt Request Generation Timing	Timer underflow			
TBiIN Pin Function	I/O port			
Read from Timer	Count value can be read by reading the TBi register			
Write to Timer	• When not counting and until the 1st count source is input after counting start			
	Value written to the TBi register is written to both reload register and counter			
	When counting (after 1st count source input)			
	Value written to the TBi register is written to only reload register			
	(Transferred to counter when reloaded next)			

i = 0 to 5

NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.

b7 b6 b5 b4 b3 b2 b1 b0 0 0	TB0MR t	nbol Address to TB2MR 039Bh to 039D to TB5MR 01DBh to 01DD		
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation Mode Select Bit	0 0 : Timer mode	RW
	TMOD1			RW
	MR0	Has no effect in timer mode)	RW
	MR1	Can be set to "0" or "1"		RW
	MR2	TB0MR, TB3MR registers Set to "0" in timer mode TB1MR, TB2MR, TB4MR, T Nothing is assigned. When	write, set to "0".	RW -
	MR3	When read, its content is indeterminate. When write in timer mode, set to "0". When read in timer mode, its content is indeterminate.		RO
	TCK0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	ТСК1		1 0 : f32 1 1 : fC32	RW

Figure 13.18	TB0MR to	TB5MR Registers	in Timer Mode
--------------	----------	------------------------	---------------

13.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 13.7 lists specifications in event counter mode. Figure 13.19 shows TBiMR register in event counter mode.

Item	Specification				
Count Source	• External signals input to TBiIN pin (effective edge can be selected in program)				
	Timer Bj overflow or underflow				
Count Operation	• Down-count				
	• When the timer underflows, it reloads the reload register contents and				
	continues counting				
Divide Ratio	1/(n+1) n: set value of the TBi register 0000h to FFFFh				
Count Start Condition	Set TBiS bit ⁽¹⁾ to "1" (start counting)				
Count Stop Condition	Set TBiS bit to "0" (stop counting)				
Interrupt Request Generation Timing	Timer underflow				
TBiIN Pin Function	Count source input				
Read from Timer	Count value can be read by reading the TBi register				
Write to Timer	• When not counting and until the 1st count source is input after counting start				
	Value written to the TBi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to the TBi register is written to only reload register				
	(Transferred to counter when reloaded next)				


Table 13.7 Specificat	ions in Event Counter Mode
-----------------------	----------------------------


i = 0 to 5

j = i - 1, except j = 2 if i = 0, j = 5 if i = 3

NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.





13.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. Table 13.8 lists specifications in pulse period and pulse width measurement mode. Figure 13.20 shows TBiMR register in pulse period and pulse width measurement mode. Figure 13.21 shows the operation timing when measuring a pulse period. Figure 13.22 shows the operation timing when measuring a pulse period.

Item	Specification		
Count Source	f1, f2, f8, f32, fC32		
Count Operation	• Up-count		
	• Counter value is transferred to reload register at an effective edge of		
	measurement pulse. The counter value is set to "0000h" to continue counting.		
Count Start Condition	Set the TBiS bit ⁽¹⁾ to "1" (start counting)		
Count Stop Condition	Set the TBiS bit to "0" (stop counting)		
Interrupt Request Generation Timing	When an effective edge of measurement pulse is input ⁽²⁾		
	• Timer overflow. When an overflow occurs, the MR3 bit in the TBiMR		
	register is set to "1" (overflow) simultaneously. The MR3 bit is set to "0"		
	(no overflow) by writing to the TBiMR register at the next count timing or		
	later after the MR3 bit was set to "1". At this time, make sure the TBiS bit		
	is set to "1" (start counting).		
TBiIN Pin Function	Measurement pulse input		
Read from Timer	Contents of the reload register (measurement result) can be read by reading		
	TBi register ⁽³⁾		
Write to Timer	Value written to the TBi register is written to neither reload register nor counter		

Table 13.8 Specif	ications in Pulse	Period and Pulse	Width Measurement Mode
-------------------	-------------------	------------------	------------------------

i = 0 to 5


- 1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register, and the TB3S to TB5S bits are assigned to the bit 5 to bit 7 in the TBSR register.
- 2. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 3. Value read from the TBi register is indeterminate until the second valid edge is input after the timer starts counting.




b6 b5 b4	b3 b2 b1 b0	TB0MF	to TB2MR 039Bh to	lress After Reset o 039Dh 00XX0000b o 01DDh 00XX0000b	
		Bit Symbol	Bit Name	Function	RW
		TMOD0	Operation Mode	b1 b0	RW
		TMOD1	Select Bit	1 0 : Pulse period / pulse width measurement mode	RV
	MR0	Measurement Mode	 ^{153 b2} 0 0 : Pulse period measurement (Measurement between a falling edge and the next falling edge of measured pulse) 0 1 : Pulse period measurement (Measurement between a rising edge and the next 	RW	
		MR1	Select Bit	rising edge of measured pulse) 1 0 : Pulse width measurement (Measurement between a falling edge and the next rising edge of measured pulse and between a rising edge and the next falling edge) 1 1 : Do not set a value	RV
			TB0MR and TB3MR re Set to "0" in pulse peri	egisters od and pulse width measurement mode	RV
		MR2	TB1MR, TB2MR, TB4MR, TB5MR registers Nothing is assigned. When write, set to "0". When read, its content turns out to be indeterminate.		-
		MR3	Timer Bi Overflow Flag ⁽¹⁾	0 : Timer did not overflow 1 : Timer has overflown	RC
		TCK0	Count Source	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RV
		TCK1	Select Bit	1 0 : f62 1 1 : fC32	RV
TBiMR	register at the	next count timi	ng or later after the MF	start counting), the MR3 bit is set to "0" (no overflow) by writ 3 bit was set to "1" (overflow). The MR3 bit cannot be set t bit 7 in the TABSR register, and the TB3S to TB5S bits are	to "1" i

Figure 13.20 TB0MR to TB5MR Registers in Pulse Period and Pulse Width Measurement Mode










Figure 13.22 Operation Timing When Measuring Pulse Width

14. Three-Phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 14.1 lists the specifications of the three-phase motor control timer function. Figure 14.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figures 14.2 to 14.8.

Item	Specification
Three-Phase Waveform Output Pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced Cutoff Input ⁽¹⁾	Input "L" to NMI pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	 Timer A4: U- and U-phase waveform control
	 Timer A1: V- and V-phase waveform control
	 Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output Waveform	Triangular wave modulation, Sawtooth wave modification
	 Enable to output "H" or "L" for one cycle
	• Enable to set positive-phase level and negative-phase level respectively
Carrier Wave Cycle	Triangular wave modulation: count source \times (m+1) \times 2
	Sawtooth wave modulation: count source \times (m+1)
	m: Setting value of the TB2 register, 0000h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Three-Phase PWM Output Width	Triangular wave modulation: count source \times n \times 2
	Sawtooth wave modulation: count source $ imes$ n
	n: Setting value of the TA4, TA1 and TA2 registers (of the TA4,
	TA41, TA1, TA11, TA2 and TA21 registers when setting the
	INV11 bit to "1"), 0001h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Dead Time	Count source \times p, or no dead time
	p: Setting value of the DTT register, 01h to FFh
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active Level	Enable to select "H" or "L"
Positive and Negative-Phase Concurrent	Positive and negative-phases concurrent active disable function
Active Disable Function	Positive and negative-phases concurrent active detect function
Interrupt Frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle basis
	through 15 times carrier wave cycle-to-cycle basis

Table 14.1 Three-Phase Motor Control Timer Function Specifications


NOTE:


1. Forced cutoff with $\overline{\text{NMI}}$ input is effective when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by $\overline{\text{NMI}}$ input enabled). If an "L" signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit is "1", the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins: • P7_2/CLK2/TA1OUT/V

- P7_3/CTS2/RTS2/TA1IN/V
- P7_4/TA2OUT/W/(CLK4)
- P7_5/TA2IN/W/(SOUT4)
- P8_0/TA4OUT/U(SIN4)
- P8_1/TA4IN/U

M16C/6N Group (M16C/6NK, M16C/6NM)







7 b6 b5 b4 b3 b2 b1 b0	Syn IN\	hbol Address /C0 01C8h	After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	INV00	Interrupt Enable Output Polarity Select Bit	0: The ICTB2 counter is incremented by one on the rising edge of the timer A1 reload control signal 1: The ICTB2 counter is incremented by one on the falling edge of the timer A1 reload control signal ⁽²⁾	RW
	INV01	Interrupt Enable Output Specification Bit ⁽³⁾	0: ICTB2 counter is incremented by one when timer B2 underflows 1: Selected by the INV00 bit ⁽²⁾	RW
	INV02	Mode Select Bit ⁽⁴⁾	0: No three-phase control timer functions 1: Three-phase control timer function ⁽⁵⁾	RW
	INV03	Output Control Bit	0: Disables three-phase control timer output (5) 1: Enables three-phase control timer output (6)	RW
	INV04	Positive and Negative- Phases Concurrent Active Disable Function Enable Bit	0: Enables concurrent active output 1: Disables concurrent active output	RW
	INV05	Positive and Negative- Phases Concurrent Active Output Detect Flag	0: Not detected 1: Detected (7)	RW
	INV06	Modulation Mode Select ⁽⁸⁾	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode ⁽⁹⁾	RW
	INV07	Software Trigger Select Bit	Transfer trigger is generated when the INV07 bit is set to "1". Trigger to the dead time timer is also generated when setting the INV06 bit to "1". Its value is "0" when read.	RW

Rewrite the INV00 to INV02 and INV06 bits when the timers A1, A2, A4 and B2 stop.

2. The INV00 and INV01 bits are enabled only when the INV11 bit is set to "1" (three-phase mode 1). The ICTB2 counter is incremented by one every time the timer B2 underflows, regardless of INV00 and INV01 bit settings, when the INV11 bit is set to "0" (three-phase mode 0).

When setting the INV01 bit to "1", set the timer A1 count start flag before the first timer B2 underflow. When the INV00 bit is set to "1", the first interrupt is generated when the timer B2 underflows n-1 times, if n is the value set in the ICTB2 counter. Subsequent interrupts are generated every n times the timer B2 underflows.

- 3. Set the INV01 bit to "1" after setting the ICTB2 register .
- 4. Set the INV02 bit to "1" to operate the dead time timer, U-, V-and W-phase output control circuits and ICTB2 counter.

5. When the INV03 bit is set to "1", the pins applied to U/V/W output three-phase PWM.

- The U, \overline{U} , V, \overline{V} , W and \overline{W} pins, including pins shared with other output functions, are all placed in high-impedance states when the following conditions are all met.
 - The INV02 bit is set to "1" (three-phase control timer function)
 - The INV03 bit to "0" (three-phase control timer output disabled)
 - Direction registers of each port are set to "0" (input mode)

6. The INV03 bit is set to "0" when the following conditions are all met.

Reset

• A concurrent active state occurs while INV04 bit is set to "1"

• The INV03 bit is set to "0" by program

• A signal applied to the NMI pin changes "H" to "L"

When both the INV04 and INV05 bits are set to "1", the INV03 bit is set to "0".

The INV05 bit cannot be set to "1" by program. Set the INV04 bit to "0", as well, when setting the INV05 bit to "0".
 The following table describes how the INV06 bit works.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
and IDB1 Registers to Three-	Transferred once by generating a transfer trigger after setting the IDB0 and IDB1 registers	Transferred every time a transfer trigger is generated
Timing to Trigger the Dead Time Timer when the INV16 Bit=0	On the falling edge of a one-shot pulse of the timer A1, A2 or A4	By a transfer trigger, or the falling edge of a one-shot pulse of the timer A1, A2 or A4
INV13 Bit	Enabled when the INV11 bit=1 and the INV06 bit=0	Disabled

Transfer trigger : Timer B2 underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1

9. When the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and the PWCON bit in the TB2SC register to "0" (reload timer B2 with timer B2 underflow).

Figure 14.2 INVC0 Register



b7 b6 b5 b4 b3 b2 b1 b0 D	Symb INV0		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	INV10	Timer A1, A2 and A4 Start Trigger Select Bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the timer B2	RW
	INV11	Timer A1-1, A2-1, A4-1 Control Bit ⁽²⁾	0: Three-phase mode 0 ⁽³⁾ 1: Three-phase mode 1	RW
	INV12	Dead Time Timer Count Source Select Bit	0 : f1 or f2 1 : f1 divided-by-2 or f2 divided-by-2	RW
	INV13	Carrier Wave Detect Flag ⁽⁴⁾	0: Timer A1 reload control signal is "0" 1: Timer A1 reload control signal is "1"	RO
	INV14	Output Polarity Control Bit	0 : Active "L" of an output waveform 1 : Active "H" of an output waveform	RW
	INV15	Dead Time Disable Bit	0: Enables dead time 1: Disables dead time	RW
	INV16	Dead Time Timer Trigger Select Bit	 0: Falling edge of a one-shot pulse of the timer A1, A2, A4 ⁽⁵⁾ 1: Rising edge of the three-phase output shift register (U-, V-, W-phase) 	RW
	- (b7)	Reserved Bit	Set to "0"	RW

NOTES:

1. Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).

The timers A1, A2, A4, and B2 must be stopped during rewrite.

2. The following table lists how the INV11 bit works.

ltem	INV11 = 0	INV11 = 1		
Mode	Three-phase mode 0	Three-phase mode 1		
TA11, TA21 and TA41 Registers	Not used	Used		
INV00 and INV01 Bit	Disabled. The ICTB2 counter is incremented whenever the timer B2 underflows	Enabled		
INV13 Bit	Disabled	Enabled when INV11=1 and INV06=0		

3. When the INV06 bit is set to "1" (sawtooth wave modulation mode), set the INV11 bit to "0" (three-phase mode 0). Also, when the INV11 bit is set to "0", set the PWCON bit in the TB2SC register to "0" (timer B2 is reloaded when the timer B2 underflows).

4. The INV13 bit is enabled only when the INV06 bit is set to "0" (Triangular wave modulation mode) and the INV11 bit to "1" (three-phase mode 1).

5. If the following conditions are all met, set the INV16 bit to "1" (rising edge of the three-phase output shift register).

• The INV15 bit is set to "0" (dead time timer enabled)

• The Dij bit (i=U, V or W, j=0, 1) and DiBj bit always have different values when the INV03 bit is set to "1". (The positive-phase and negative-phase always output opposite level signals.) If above conditions are not met, set the INV16 bit to "0" (falling edge of a one-shot pulse of the timer A1, A2, A4).

Figure 14.3 INVC1 Register





Figure 14.4 IDB0 and IDB1 Registers and DTT Register



b15 b8 b7 b0	Symbol TA1, TA2, TA4 TA11, TA21, TA41 ⁽⁷⁾	Addres: 0389h - 0388h, 038Bh - 03 01C3h - 01C2h, 01C5h - 0	- 38Ah, 038F		minate
		Function		Setting Range	RW
	source is counted at Positive phase char	the timer stops when the n fter a start trigger is generat nges to negative phase, ar lers A1, A2 and A4 stop.	ed.	0000h to FFFFh	wo
NOTES:	,	· · ·			
 Use the MOV instruction When the INV15 bit in inactive level to an active level to active level to an active level to active level t	on to set the TAi and n the INVC1 register ive level when the de	r is set to "0" (dead timer ead time timer stops.	enabled)	, phase switches fr	om an
the reload register by	load register by a tim set to "1" (three-phas a timer Ai start trigge ne TAi1 and TAi regis registers when the tir below to set the TAi1 TAi1 register, count source cycle, a	ner Ai start trigger. se mode 1), the value of the T r. Then, the value of the T ters are transferred alterna ner B2 underflows. register.	he TAi1 re Ai register	gister is first transfe r is transferred by th	rred to ne next
 is transferred to the re When the INV11 bit is the reload register by trigger. The values of the timer Ai start trigger. 6. Do not write to these re 7. Follow the procedure (a) Write value to the (b) Wait one timer Ai 	load register by a tim set to "1" (three-phas a timer Ai start trigge ne TAi1 and TAi regis registers when the tir below to set the TAi1 TAi1 register, count source cycle, a	ner Ai start trigger. se mode 1), the value of the T r. Then, the value of the T ters are transferred alterna ner B2 underflows. register.	he TAi1 re Ai register	gister is first transfe r is transferred by th	rred to ne next
 is transferred to the re When the INV11 bit is the reload register by trigger. The values of the timer Ai start trigger. 6. Do not write to these re 7. Follow the procedure (a) Write value to the (b) Wait one timer Ai of (c) Write the same value 	load register by a tim set to "1" (three-phas a timer Ai start trigge ne TAi1 and TAi regis registers when the tir below to set the TAi1 TAi1 register, count source cycle, a	ner Ai start trigger. se mode 1), the value of the T r. Then, the value of the T ters are transferred alterna ner B2 underflows. register.	he TAi1 re Ai register ately to the	gister is first transfe r is transferred by th	rred to ne next
is transferred to the re When the INV11 bit is the reload register by trigger. The values of th timer Ai start trigger. 6. Do not write to these r 7. Follow the procedure (a) Write value to the (b) Wait one timer Ai o (c) Write the same va	load register by a tim set to "1" (three-phas a timer Ai start trigge ne TAi1 and TAi regis registers when the tir below to set the TAi1 TAi1 register, count source cycle, a lue as (a) to the TAi1	her Ai start trigger. se mode 1), the value of the T ters are transferred alterna ner B2 underflows. register. and register. Address	he TAi1 re Ai register ately to the	gister is first transfe r is transferred by th e reload register with	rred to ne next

Figure 14.5 TA1, TA2, TA4, TA11, TA21 and TA41 Registers, and TB2 Register







b6 b5 b4 b3 b2 b1 b0	Sym TRG		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	TA1TGL TA1TGH	Timer A1 Event/Trigger Select Bit	Set to "01b" (TB2 underflow) before using a V-phase output control circuit	RW RW
	TATTGL	Timer A2 Event/Trigger	Set to "01b" (TB2 underflow) before	RW
	TA2TGH	Select Bit	using a W-phase output control circuit	RW
	TA3TGL	Timer A3 Event/Trigger	 b5 b4 0 0: Selects an input to the TA3IN pin ⁽¹⁾ 0 1: Selects TB2 ⁽²⁾ 	RW
	ТАЗТСН	Select Bit	1 0: Selects TA2 ⁽²⁾ 1 1: Selects TA4 ⁽²⁾	RW
i	TA4TGL	Timer A4 Event/Trigger	Set to "01b" (TB2 underflow) before using a U-phase output control circuit	RW
	TA4TGH	Select Bit	LUSING A U-DNASE OUTOUT CONTROL CITCUIT	
TES: 1. Set the corresponding 2. Overflow or underflow.	_	ion bit to "0" (input mode).		<u> RM</u>
1. Set the corresponding	_	ibol Address		<u> </u>
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	port direct	ibol Address	After Reset	
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	port direct Sym TAB	ibol Address SR 0380h	After Reset 00h Function 0 : Stops counting	RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	port direct Sym TABS Bit Symbol	ibol Address SR 0380h Bit Name	After Reset 00h Function	RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	Sym TABS Bit Symbol TAOS	bol Address SR 0380h Bit Name Timer A0 Count Start Flag	After Reset 00h Function 0 : Stops counting	RW RW RW RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	port direct Sym TABS Bit Symbol TA0S TA1S	bol Address SR 0380h Bit Name Timer A0 Count Start Flag Timer A1 Count Start Flag	After Reset 00h Function 0 : Stops counting	RW RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	Sym TABS Bit Symbol TA0S TA1S TA2S	bol Address SR 0380h Bit Name Timer A0 Count Start Flag Timer A1 Count Start Flag Timer A2 Count Start Flag Timer A3 Count Start Flag Timer A4 Count Start Flag	After Reset 00h Function 0 : Stops counting	RW RW RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	Sym TABS Bit Symbol TA0S TA1S TA2S TA3S	bol Address SR 0380h Bit Name Timer A0 Count Start Flag Timer A1 Count Start Flag Timer A2 Count Start Flag Timer A3 Count Start Flag	After Reset 00h Function 0 : Stops counting	RW RW RW RW
1. Set the corresponding 2. Overflow or underflow. unt Start Flag	Sym TABS Bit Symbol TA0S TA1S TA2S TA2S TA3S TA4S	bol Address SR 0380h Bit Name Timer A0 Count Start Flag Timer A1 Count Start Flag Timer A2 Count Start Flag Timer A3 Count Start Flag Timer A4 Count Start Flag	After Reset 00h Function 0 : Stops counting	RW RW RW RW

Figure 14.7 TRGSR Register and TRBSR Register



b6 b5 b4 b3 b2 b1 b0		Ci urah al	Address After Deset	
	TA1N	Symbol MR, TA2MR, TA4MR	Address After Reset 0397h, 0398h, 039Ah 00h	
	Bit Symbol	Bit Name	Function	RW
		Operation Mode Select Bit	Set to "10b" (one-shot timer mode) with the three-phase motor control	RV
	TMOD1		timer function	RV
	MR0	Pulse Output Function Select Bit	Set to "0" with the three-phase motor control timer function	RV
	MR1	External Trigger Select Bit	Set to "0" with the three-phase motor control timer function	RW
	MR2	Trigger Select Bit	Set to "1" (selected by the TRGSR register) with the three-phase motor control timer function	RW
	MR3	Set to "0" with the three-p	phase motor control timer function	RW
	ТСК0	Count Source Select Bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
		Count Source Select Bit		
ner B2 Mode Regis	TCK1		1 0 : f32 1 1 : fC32	RV
ner B2 Mode Regis				RV
b6 b5 b4 b3 b2 b1 b0	ter Symt		1 1 : fC32 After Reset	RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N	/IR 039Dh Bit Name	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) when using	RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol	/IR 039Dh	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) when using the three-phase motor control timer	RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol TMOD0	IR 039Dh Bit Name Operation Mode Select Bit Disabled when using the th	1 1 : fC32 After Reset 00XX0000b Function Set to "00b" (timer mode) when using	RW RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol TMOD0 TMOD1	IR 039Dh Bit Name Operation Mode Select Bit	After Reset 00XX0000b Function Set to "00b" (timer mode) when using the three-phase motor control timer function pree-phase motor control timer function.	RW RW RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol TMOD0 TMOD1 MR0	IR 039Dh Bit Name Operation Mode Select Bit Disabled when using the th When write, set to "0". When read, its content is	After Reset 00XX0000b Function Set to "00b" (timer mode) when using the three-phase motor control timer function pree-phase motor control timer function.	RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol TMOD0 TMOD1 MR0 MR1	IR 039Dh Bit Name Operation Mode Select Bit Disabled when using the th When write, set to "0". When read, its content is Set to "0" when using thr When write in three-phase	After Reset 00XX0000b Function Set to "00b" (timer mode) when using the three-phase motor control timer function nree-phase motor control timer function. indeterminate. ee-phase motor control timer function motor control timer function, set to "0". e motor control timer function,	RW RW RW RW
b6 b5 b4 b3 b2 b1 b0	ter Symt TB2N Bit Symbol TMOD0 TMOD1 MR0 MR1 MR2	IR 039Dh Bit Name Operation Mode Select Bit Disabled when using the th When write, set to "0". When read, its content is Set to "0" when using thr When write in three-phase When read in three-phase	After Reset 00XX0000b Function Set to "00b" (timer mode) when using the three-phase motor control timer function nree-phase motor control timer function. indeterminate. ee-phase motor control timer function motor control timer function, set to "0". e motor control timer function,	RW RW RW RW RW

Figure 14.8 TA1MR, TA2MR and TA4MR Registers, and TB2MR Register



The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to "1". When this function is selected, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead-time timer. Figure 14.9 shows the example of triangular modulation waveform and Figure 14.10 shows the example of sawtooth modulation waveform.




Figure 14.9 Triangular Wave Modulation Operation




Figure 14.10 Sawtooth Wave Modulation Operation



15. Serial Interface

Serial interface is configured with 7 channels: UART0 to UART2 and SI/O3 to SI/O6 ⁽¹⁾.

NOTE:

1.100-pin version supports 5 channels; UART0 to UART2, SI/O3, SI/O4 128-pin version supports 7 channels; UART0 to UART2, SI/O3 to SI/O6

15.1 UARTi (i = 0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other. Figures 15.1 to 15.3 show the block diagram of UARTi. Figure 15.4 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode)
- Special mode 4 (SIM mode) : UART2

Figures 15.5 to 15.10 show the UARTi-related registers. Refer to tables listing each mode for register setting.






Figure 15.1 UART0 Block Diagram




Figure 15.2 UART1 Block Diagram




Figure 15.3 UART2 Block Diagram






Figure 15.4 UARTi Transmit/Receive Unit






Figure 15.5 U0TB to U2TB Registers, U0RB to U2RB Registers, and U0BRG to U2BRG Registers

UARTi Transmit/Receive Mode Register (i = 0 to 2)

					/		
b7 b6	b5 b4 b3	b2 b1 b0		ymbol R to U2MR 03/	Address A0h, 03A8h, 01F8h	After Reset 00h	
			Bit Symbol	Bit Name	Function	n	RW
			SMD0		0 0 0 : Serial interface of 0 0 1 : Clock synchronou		RW
			SMD1	Serial Interface Mode Select Bit ⁽¹⁾	0 1 0 : I ² C mode (2) 1 0 0 : UART mode trans 1 0 1 : UART mode trans		RW
		·	SMD2		1 1 0 : UART mode trans Do not set a value exce	sfer data 9-bit long	RW
			CKDIR	Internal/External Clock Select Bit	0 : Internal clock 1 : External clock ⁽³⁾		RW
			STPS	Stop Bit Length Select Bit	0 : 1 stop bit 1 : 2 stop bits		RW
			PRY	Odd/Even Parity Select Bit	Effective when the PR 0 : Odd parity 1 : Even parity	YE bit = 1	RW
			PRYE	Parity Enable Bit	0 : Parity disabled 1 : Parity enabled		RW
			IOPOL	TXD, RXD I/O Polarity Reverse Bit	0 : No reverse 1 : Reverse		RW

NOTES:

1. To receive data, set the corresponding port direction bit for each RXDi pin to "0" (input mode).

2. Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).

3. Set the corresponding port direction bit for each CLKi pin to "0" (input mode).

UARTi Transmit/Receive Control Register 0 (i = 0 to 2)

b7 b6 b5 b4 b3 b2 b1 b0		Symbol 0 to U2C0 03A	Address A4h, 03ACh, 01FCh	After Reset 00001000b	
	Bit Symbol	Bit Name	Functio	on	RW
	CLK0	BRG Count Source	0 0 : f1SIO or f2SIO is 0 1 : f8SIO is selected		RW
	CLK1	Select Bit (5)	1 0 : f32SIO is selecte 1 1 : Do not set a valu		RW
	CRS	CTS/RTS Function Select Bit ⁽¹⁾	Effective when CRD = 0 : CTS function is se 1 : RTS function is se	ected (2)	RW
	TXEPT	Transmit Register Empty Flag	0 : Data present in tra (during transmissio 1 : No data present in (transmission com	n) transmit register	RO
	CRD	CTS/RTS Disable Bit	0 : <u>CTS/RTS</u> function 1 : CTS/RTS function (P6_0, P6_4, P7_3 car	disabled	RW
	NCH	Data Output Select Bit ⁽³⁾	0 : TXDi/SDAi and SCLi p 1 : TXDi/SDAi and SC N channel open-dr	Li pins are	RW
	CKPOL	CLK Polarity Select Bit	 0 : Transmit data is ou of transfer clock a input at rising edg 1 : Transmit data is ou of transfer clock a input at falling edg 	nd receive data is e tput at rising edge nd receive data is	RW
NOTES:	UFORM	Transfer Format Select Bit ⁽⁴⁾	0 : LSB first 1 : MSB first		RW

- 1. CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register = 0 (only CLK1 output) and the RCSP bit in the UCON register = 0 ($\overline{CTS0}/\overline{RTS0}$ not separated).
- 2. Set the corresponding port direction bit for each CTSi pin to "0" (input mode)
- 3. SCL2(P7_1) is N channel open-drain output. The NCH bit in the U2C0 register is N channel open-drain output regardless of the NCH bit.
- 4. The UFORM bit is enabled when the SMD2 to SMD0 bits in the UIMR register are set to "001b" (clock synchronous serial I/O mode), or "101b" (UART mode, 8-bit transfer data).
- Set this bit to "1" when the SMD2 to SMD0 bits are set to "010b" (I²C mode), and to "0" when the SMD2 to SMD0 bits are set to "100b" (UART mode, 7-bit transfer data) or "110b" (UART mode, 9-bit transfer data). 5. When changing the CLK1 to CLK0 bits, set the UiBRG register.

Figure 15.6 U0MR to U2MR Registers and U0C0 to U2C0 Registers

UARTj Transmit/Receive Control Register 1 (j = 0, 1)

, S S S S						
b7 b6 b5 b4 b3 b2 b	1 b0		ymbol C1, U1C1	Address 03A5h, 03ADh	After Reset 00XX0010b	
		Bit Symbol	Bit Name	Fund	tion	RW
		TE	Transmit Enable Bit	0 : Transmission dis 1 : Transmission en		RW
		TI	Transmit Buffer Empty Flag	0 : Data present in t 1 : No data present		RO
		RE	Receive Enable Bit	0 : Reception disabl 1 : Reception enable		RW
		RI	Receive Complete Flag	0 : No data present 1 : Data present in t		RO
	· [_ (b5-b4)	Nothing is assigned. V When read, their conte		9.	-
	· [UjLCH	Data Logic Select Bit ⁽¹⁾	0 : No reverse 1 : Reverse		RW
i		UjERE	Error Signal Output Enable Bit	0 : Output disabled 1 : Output enabled		RW

NOTE:

1. The UjLCH bit is enabled when the SMD2 to SMD0 bits in the UjMR register are set to "001b" (clock synchronous serial I/O mode), "100b" (UART mode, 7-bit transfer data) or "101b" (UART mode, 8-bit transfer data).

Set this bit to "0" when the SMD2 to SMD0 bits are set to "010b" (I²C mode) or "110b" (UART mode, 9-bit transfer data).

UART2 Transmit/Receive Control Register 1

b7	b6	b5	b4	b3	b2	b1	b0		Symbol U2C1	Address 01FDh	After Reset 00000010b	
								Bit Symbol	Bit Name	Fund	ction	RW
								TE	Transmit Enable Bit	0 : Transmission dis 1 : Transmission er		RW
								TI	Transmit Buffer Empty Flag	0 : Data present in 1 : No data present		RO
					¦			RE	Receive Enable Bit	0 : Reception disab 1 : Reception enabl		RW
				į.	 			RI	Receive Complete Flag	0 : No data present 1 : Data present in		RO
			Į.		 			U2IRS	UART2 Transmit Interrupt Cause Select Bit	0 : Transmit buffer e 1 : Transmit is com	empty (TI bit = 1) pleted (TXEPT bit = 1)	RW
					 			U2RRM	UART2 Continuous Receive Mode Enable Bit	0 : Continuous rece 1 : Continuous rece		RW
					 			U2LCH	Data Logic Select Bit ⁽¹⁾	0 : No reverse 1 : Reverse		RW
					 			U2ERE	Error Signal Output Enable Bit	0 : Output disabled 1 : Output enabled		RW
NO	TE:											

1. The U2LCH bit is enabled when the SMD2 to SMD0 bits in the U2MR register are set to "001b" (clock synchronous serial I/O mode), "100b" (UART mode, 7-bit transfer data) or "101b" (UART mode, 8-bit transfer data).

Set this bit to "0" when the SMD2 to SMD0 bits are set to "010b" (I²C mode) or "110b" (UART mode, 9-bit transfer data).



b7 b6 b5 b4 b3 b2 b1 b0	1 9	Symbol	Address	After Reset	
X	1	JCON	03B0h	X0000000b	
	Bit Symbol	Bit Name	Func	tion	RW
	U0IRS	UART0 Transmit Interrupt Cause Select Bit	0 : Transmit buffer e 1 : Transmission com		RW
	U1IRS	UART1 Transmit Interrupt Cause Select Bit	0 : Transmit buffer e 1 : Transmission com		RW
	U0RRM	UART0 Continuous Receive Mode Enable Bit	0 : Continuous rece 1 : Continuous rece		RW
	U1RRM	UART1 Continuous Receive Mode Enable Bit	0 : Continuous rece 1 : Continuous rece		RW
· · · · · · · · · · · · · · · · · · ·	CLKMD0	UART1 CLK/CLKS Select Bit 0	Effective when the 0 0 : Clock output from 1 : Clock output from	n CLK1	RW
	CLKMD1	UART1 CLK/CLKS Select Bit 1 ⁽¹⁾	0 : CLK output is on 1 : Transfer clock ou pins function sele	utput from multiple	RW
	RCSP	Separate UART0 CTS/RTS Bit	0 : CTS/RTS shared 1 : CTS/RTS separa (CTS0 supplied 1		RW
	(b7)	Nothing is assigned. W When read, its content			-

NOTE:

1. When using multiple transfer clock output pins, make sure the following conditions are met:

• The CKDIR bit in the U1MR register = 0 (internal clock)

		•	. ,			
b7 b6 b5 b	4 b3 b2 b1 b0		Symbol R to U2SMR 01E	Address EFh, 01F3h, 01F7h	After Reset X0000000b	
		Bit Symbol	Bit Name	Functio	on	RW
		IICM	I ² C Mode Select Bit	0 : Other than I ² C mode	de	RW
		ABC	Arbitration Lost Detecting Flag Control Bit	0 : Update per bit 1 : Update per byte		RW
		BBS	Bus Busy Flag	0 : STOP condition de 1 : START condition c		RW (1)
		_ (b3)	Reserved Bit	Set to "0"		RW
		ABSCS	Bus Collision Detect Sampling Clock Select Bit	0 : Rising edge of tran 1 : Underflow signal o		RW
		ACSE	Auto Clear Function Select Bit of Transmit Enable Bit	0 : No auto clear funct 1 : Auto clear at occur collision		RW
		SSS	Transmit Start Condition Select Bit	0 : Not synchronized t 1 : Synchronized to R		RW
		_ (b7)	Nothing is assigned. W When read, its content			_

UARTi Special Mode Register (i = 0 to 2)

NOTES:

1. The BBS bit is set to "0" by writing "0" in a program. (Writing "1" has no effect.).

2. Underflow signal of timer A3 in UART0, underflow signal of timer A4 in UART1, underflow signal of timer A0 in UART2.

3. When a transfer begins, the SSS bit is set to "0" (not synchronized to RXDi).

Figure 15.8 UCON Register and U0SMR to U2SMR Registers

b7 b6 b5 b4 b3 b2 b1 b0		Symbol 2 to U2SMR2 01I	Address After Reset EEh, 01F2h, 01F6h X000000b	
	Bit Symbol	Bit Name	Function	RW
	IICM2	I ² C Mode Select Bit 2	See Table 15.12 I ² C Mode Functions	RW
	CSC	Clock-Synchronous Bit	0 : Disabled 1 : Enabled	RW
	SWC	SCL Wait Output Bit	0 : Disabled 1 : Enabled	RV
	ALS	SDA Output Stop Bit	0 : Disabled 1 : Enabled	RV
	STAC	UARTi Initialization Bit	0 : Disabled 1 : Enabled	RV
	SWC2	SCL Wait Output Bit 2	0: Transfer clock 1: "L" output	RW
	SDHI	SDA Output Disable Bit	0: Enabled 1: Disabled (high-impedance)	RV
<u> </u>	_ (b7)	Nothing is assigned. V When read, its conten		-
UARTI Special Mode	5	Symbol	Address After Reset EDh, 01F1h, 01F5h 000X0X0Xb	
•	5	Symbol		
•	5	Symbol 3 to U2SMR3 011 Bit Name	EDh, 01F1h, 01F5h 000X0X0Xb Function	RV
•	U0SMR Bit	Symbol 3 to U2SMR3 01I	EDh, 01F1h, 01F5h 000X0X0Xb Function When write, set to "0". t is indeterminate.	RV
•	UOSMR Bit Symbol	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0".	-
•	UOSMR Bit Symbol (b0)	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten	EDh, 01F1h, 01F5h 000X0X0Xb Function When write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay When write, set to "0".	-
•	UUSMR Bit Symbol (b0) CKPH	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten Clock Phase Set Bit Nothing is assigned. V When read, its conten Clock Output Select	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay Vhen write, set to "0". t is indeterminate. 0 : CLKi is CMOS output	- RV -
•	UOSMR Bit Symbol (b0) CKPH	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten Clock Phase Set Bit Nothing is assigned. V When read, its conten Clock Output Select	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay Vhen write, set to "0". t is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N channel open-drain output Vhen write, set to "0".	- RV -
•	UOSMR Bit Symbol (b0) CKPH (b2) NODC	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten Clock Phase Set Bit Nothing is assigned. V When read, its conten Clock Output Select Bit Nothing is assigned. V	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay Vhen write, set to "0". t is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N channel open-drain output Vhen write, set to "0". t is indeterminate. ^{b7 b6 b5} 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source	- RV - RV -
•	UOSMR Bit Symbol (b0) CKPH (b2) NODC - (b4)	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten Clock Phase Set Bit Nothing is assigned. V When read, its conten Clock Output Select Bit Nothing is assigned. V	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay Vhen write, set to "0". t is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N channel open-drain output Vhen write, set to "0". t is indeterminate. ^{b7 b6 b5} 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 0 : 2 to 3 cycles of UiBRG count source 0 1 1 : 3 to 4 cycles of UiBRG count source 1 0 0 : 4 to 5 cycles of UiBRG count source	RV - RV RV
UARTI Special Mode	UOSMR Bit Symbol (b0) CKPH (b2) NODC - (b4) DL0	Symbol 3 to U2SMR3 011 Bit Name Nothing is assigned V When read, its conten Clock Phase Set Bit Nothing is assigned. V When read, its conten Clock Output Select Bit Nothing is assigned. V When read, its conten SDAi Digital Delay	EDh, 01F1h, 01F5h 000X0X0Xb Function Vhen write, set to "0". t is indeterminate. 0 : Without clock delay 1 : With clock delay Vhen write, set to "0". t is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N channel open-drain output Vhen write, set to "0". t is indeterminate. ^{b7 b6 b5} 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 0 : 2 to 3 cycles of UiBRG count source 0 1 1 : 3 to 4 cycles of UiBRG count source	- RV - RV RV

Figure 15.9 U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers

b6 b5 b4 b3 b2 b1 b0		ymbol	Address	After Reset	
	U0SMR4	4 to U2SMR4 011	ECh, 01F0h, 01F4h	00h	
	Bit Symbol	Bit Name	Function		RW
	STAREQ	Start Condition Generate Bit ⁽¹⁾	0 : Clear 1 : Start		RW
	RSTAREQ	Restart Condition Generate Bit ⁽¹⁾	0 : Clear 1 : Start		RW
	STPREQ	Stop Condition Generate Bit ⁽¹⁾	0 : Clear 1 : Start		RW
	STSPSEL	SCL,SDA Output Select Bit	0 : Start and stop condit 1 : Start and stop condit		RW
	ACKD	ACK Data Bit	0 : ACK 1 : NACK		RW
	ACKC	ACK Data Output Enable Bit	0 : Serial interface data 1 : ACK data output	output	RW
	SCLHI	SCL Output Stop Enable Bit	0 : Disabled 1 : Enabled		RW
	SWC9	SCL Wait Bit 3	0 : SCL "L" hold disable 1 : SCL "L" hold enabled		RW





15.1.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 15.1 lists the specifications of the clock synchronous serial I/O mode. Table 15.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 15.1	Clock Synchronous	Serial I/O Mode	Specifications
------------	--------------------------	-----------------	----------------

Item	Specification					
Transfer Data Format	Transfer data length: 8 bits					
Transfer Clock	The CKDIR bit in the UiMR register = 0 (internal clock) : fj/2(n+1)					
	• fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh					
	The CKDIR bit = 1 (external clock) : Input from CLKi pin					
Transmission, Reception Control	Selectable from CTS function, RTS function or CTS/RTS function disabled					
Transmission Start Condition	Before transmission can start, the following requirements must be met ⁽¹⁾					
	 The TE bit in the UiC1 register = 1 (transmission enabled) 					
	 The TI bit in the UiC1 register = 0 (data present in the UiTB register) 					
	• If \overline{CTS} function is selected, input on the \overline{CTS} i pin = L					
Reception Start Condition	Before reception can start, the following requirements must be met ⁽¹⁾					
	 The RE bit in the UiC1 register = 1 (reception enabled) 					
	 The TE bit in the UiC1 register = 1 (transmission enabled) 					
	 The TI bit in the UiC1 register = 0 (data present in the UiTB register) 					
Interrupt Request	For transmission, one of the following conditions can be selected					
Generation Timing	• The UiIRS bit ⁽²⁾ = 0 (transmit buffer empty): when transferring data from the					
	UiTB register to the UARTi transmit register (at start of transmission)					
	• The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from					
	the UARTi transmit register					
	For reception					
	When transferring data from the UARTi receive register to the UiRB register (at					
	completion of reception)					
Error Detection	Overrun error ⁽³⁾					
	This error occurs if the serial I/O started receiving the next data before reading the					
	UiRB register and received the 7th bit of the next data					
Select Function	CLK polarity selection					
	Transfer data input/output can be selected to occur synchronously with the rising or					
	the falling edge of the transfer clock					
	LSB first, MSB first selection					
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7					
	can be selected					
	Continuous receive mode selection					
	Reception is enabled immediately by reading the UiRB register					
	Switching serial data logic					
	This function reverses the logic value of the transmit/receive data					
	 Transfer clock output from multiple pins selection (UART1) 					
	The output pin can be selected in a program from two UART1 transfer clock pins that have been set					
	Separate CTS/RTS pins (UART0)					
	CTS0 and RTS0 are input/output from separate pins					
- 0 to 2						

i = 0 to 2

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the ransfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. The U0IRS and U1IRS bits respectively are bits 0 and 1 in the UCON register; the U2IRS bit is bit 4 in the U2C1 register.
- 3. If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.



Table 15.2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function			
UiTB ⁽¹⁾	0 to 7	Set transmission data			
UiRB ⁽¹⁾	0 to 7	Reception data can be read			
	OER	Overrun error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR ⁽¹⁾	SMD2 to SMD0	Set to "001b"			
	CKDIR	Select the internal clock or external clock			
	IOPOL	Set to "0"			
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TXDi pin output mode			
	CKPOL	Select the transfer clock polarity			
	UFORM	Select the LSB first or MSB first			
UiC1	TE	Set this bit to "1" to enable transmission/reception			
	ТІ	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt			
	U2RRM ⁽²⁾	Set this bit to "1" to use continuous receive mode			
	UiLCH	Set this bit to "1" to use inverted data logic			
	UiERE	Set to "0"			
UiSMR	0 to 7	Set to "0"			
UiSMR2	0 to 7	Set to "0"			
UiSMR3	0 to 2	Set to "0"			
	NODC	Select clock output mode			
	4 to 7	Set to "0"			
UiSMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode			
	CLKMD0	Select the transfer clock output pin when the CLKMD1 bit = 1			
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins			
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P6_4 pin			
	7	Set to "0"			

i = 0 to 2

- 1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.
- 2. Set the bit 4 and bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Table 15.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 15.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 15.4 lists the P6_4 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TXDi pin outputs an "H".

Figure 15.11 shows the transmit/receive timings during clock synchronous serial I/O mode.

Table 15.3 Pin Functions	When Not Select Multiple Transfer Clock Output Pin Function)	

Pin Name	Function	Method of Selection
TXDi	Serial Data Output	(Outputs dummy data when performing reception only)
(P6_3, P6_7, P7_0)		
RXDi	Serial Data Input	PD6_2 and PD6_6 bits in PD6 register = 0
(P6_2, P6_6, P7_1)		PD7_1 bit in PD7 register = 0
		(Can be used as an input port when performing transmission only)
CLKi	Transfer Clock Output	CKDIR bit in UiMR register = 0
(P6_1, P6_5, P7_2)	Transfer Clock Input	CKDIR bit = 1
		PD6_1 and PD6_5 bits in PD6 register = 0
		PD7_2 bit in PD7 register = 0
CTSi/RTSi	CTS Input	CRD bit in UiC0 register = 0
(P6_0, P6_4, P7_3)		CRS bit in UiC0 register = 0
		PD6_0 and PD6_4 bits in PD6 register = 0
		PD7_3 bit in PD7 register = 0
	RTS Output	CRD bit = 0
		CRS bit = 1
	I/O Port	CRD bit = 1

i = 0 to 2

Table 15.4 P6_4 Pin Functions

	Bit set Value							
Pin Function	U1C0 F	Register	U	CON Regist	PD6 Register			
	CRD bit	CRS bit	RCSP bit	CLKMD1 bit	CLKMD0 bit	PD6_4 bit		
P6_4	1	-	0	0	-	Input: 0, Output: 1		
CTS1	0	0	0	0	-	0		
RTS1	0	1	0	0	-	-		
CTS0 ⁽¹⁾	0	0	1	0	-	0		
CLKS1	-	-	-	1 ⁽²⁾	1	-		

-: "0" or "1"

- 1. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).
- 2. When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
 - High if the CLKPOL bit in the U1C0 register = 0
 - Low if the CLKPOL bit = 1




Figure 15.11 Transmit and Receive Operation

15.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2)
 - (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
 - (2) Set the SMD2 to SMD0 bits in the UiMR register to "000b" (serial interface disabled)
 - (3) Set the SMD2 to SMD0 bits in the UiMR register to "001b" (clock synchronous serial I/O mode)
 - (4) Set the RE bit in the UiC1 register to "1" (reception enabled)
- Resetting the UiTB register (i = 0 to 2)
 - (1) Set the SMD2 to SMD0 bits in the UiMR register to "000b" (serial interface disabled)
 - (2) Set the SMD2 to SMD0 bits in the UiMR register to "001b" (clock synchronous serial I/O mode)
 - (3) "1" (transmission enabled) is written to the TE bit in the UiC1 register, regardless of the TE bit

15.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i = 0 to 2) to select the transfer clock polarity. Figure 15.12 shows the polarity of the transfer clock.

CLKi	
TXDi	
RXDi	$10 \times D1 \times D2 \times D3 \times D4 \times D5 \times D6 \times D7$
	the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising and the receive data taken in at the falling edge of the transfer clock)
CLKi	(NOTE 2)
TXDi	
RXDi	$ \begin{array}{c c} & & & & \\ \hline \\ \hline$

Figure 15.12 Transfer Clock Polarity

15.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2) to select the transfer format. Figure 15.13 shows the transfer format.




Figure 15.13 Transfer Format

15.1.1.4 Continuous Receive Mode

In continuous receive mode, receive operation becomes enable when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operation mode.

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the TI bit in the UiC1 register is set to "0" (data present in UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is bit 5 in the U2C1 register.



15.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 15.14 shows serial data logic.

(1) When the UiLCH bit in the UiC1 register = 0 (no reverse)
Transfer clock
TXDi "H" V D0 V D1 V D2 V D3 V D4 V D5 V D6 V D7 (no reverse) "L"
(2) When the UiLCH bit in the UiC1 register = 1 (reverse)
Transfer clock
TXDi "H" V DO V D1 V D2 V D3 V D4 V D5 V D6 V D7 (reverse) "L"
 i = 0 to 2 * This applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UFORM bit = 0 (LSB first).

Figure 15.14 Serial Data Logic Switching

15.1.1.6 Transfer Clock Output From Multiple Pins (UART1)

Use the CLKMD1 to CLKMD0 bits in the UCON register to select one of the two transfer clock output pins. Figure 15.15 shows the transfer clock output from the multiple pins function usage. This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 15.15 Transfer Clock Output From Multiple Pins

CTSi/RTSi pin is RTS function

15.1.1.7 CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit and receive operation start when "L" is applied to the $\overline{\text{CTSi}/\text{RTSi}}$ (i = 0 to 2) pin. Transmit and receive operation begins when the $\overline{\text{CTSi}/\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data. When the $\overline{\text{RTS}}$ function is used, the $\overline{\text{CTSi}/\text{RTSi}}$ pin outputs on "L" signal when the microcomputer is

ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

- CRD bit in UiC0 register = 1 (CTS/RTS function disabled) CTSi/RTSi pin is programmable I/O function
- CRD bit = 0, CRS bit in UiC0 register = 0 (CTS function is selected) CTSi/RTSi pin is CTS function
- CRD bit = 0, CRS bit = 1 (RTS function is selected)

15.1.1.8 CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS0}/\text{RTS0}}$, outputs $\overline{\text{RTS0}}$ from the P6_0 pin, and accepts as input the $\overline{\text{CTS0}}$ from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- CRS bit in U0C0 register = 1 (outputs UART0 RTS)
- CRD bit in U1C0 register = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- CRS bit in U1C0 register = 0 (inputs UART1 $\overline{\text{CTS}}$)
- RCSP bit in UCON register = 1 (inputs $\overline{\text{CTS}}$ 0 from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function cannot be used.

Figure 15.16 shows $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function usage.




Figure 15.16 CTS/RTS Separate Function



15.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 15.5 lists the specifications of the UART mode. Table 15.6 lists the registers used in UART mode and the register values set.

Item	Specification
Transfer Data Format	Character bit (transfer data): Selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: Selectable from odd, even, or none
	Stop bit: Selectable from 1 or 2 bits
Transfer Clock	CKDIR bit in UiMR register = 0 (internal clock) : fj/ 16(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh
	 The CKDIR bit = 1 (external clock) : fEXT/16(n+1)
	fEXT: Input from CLKi pin. n :Setting value of the UiBRG register 00h to FFh
Transmission, Reception Control	Selectable from CTS function, RTS function or CTS/RTS function disabled
Transmission Start Condition	Before transmission can start, the following requirements must be met
	• The TE bit in the UiC1 register = 1 (transmission enabled)
	• The TI bit in the UiC1 register = 0 (data present in UiTB register)
	• If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ in $= L$
Reception Start Condition	Before reception can start, the following requirements must be met
	• The RE bit in the UiC1 register = 1 (reception enabled)
	Start bit detection
Interrupt Request	For transmission, one of the following conditions can be selected
Generation Timing	• The UiIRS bit $^{(1)} = 0$ (transmit buffer empty): when transferring data from the UiTB register
achieration mining	to the UARTi transmit register (at start of transmission)
	• The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data
	from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register
	(at completion of reception)
Error Detection	Overrun error ⁽²⁾
End Detection	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the bit one before the last stop bit of the next data
	• Framing error ⁽³⁾
	This error occurs when the number of stop bits set is not detected
	Parity error ⁽³⁾
	This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set
	• Error sum flag
	This flag is set to "1" when any of the overrun, framing, or parity errors occur
Select Function	• LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can
	be selected
	Serial data logic switch
	This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.
	• TXD, RXD I/O polarity switch
	This function reverses the polarities of the TXD pin output and RXD pin input.
	The logic levels of all I/O data is reversed.
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins

i = 0 to 2

NOTES:

- 1. The U0IRS and U1IRS bits are bits 0 and 1 in the UCON register. The U2IRS bit is bit 4 in the U2C1 register.
- 2. If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UIRB register.

Table 15.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmission data (1)
UiRB	0 to 8	Reception data can be read ⁽¹⁾
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a transfer rate
UiMR	SMD2 to SMD0	Set these bits to "100b" when transfer data is 7-bit long
		Set these bits to "101b" when transfer data is 8-bit long
		Set these bits to "110b" when transfer data is 9-bit long
	CKDIR	Select the internal clock or external clock
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
	IOPOL	Select the TXD/RXD input/output polarity
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TXDi pin output mode
	CKPOL	Set to "0"
	UFORM	LSB first or MSB first can be selected when transfer data is 8-bit long. Set this
		bit to "0" when transfer data is 7- or 9-bit long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt
	U2RRM ⁽²⁾	Set to "0"
	UiLCH	Set this bit to "1" to use inverted data logic
	UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because the CLKMD1 bit = 0
	CLKMD1	Set to "0"
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P6_4 pin
	7	Set to "0"

i = 0 to 2

NOTES:

- 1. The bits used for transmit/receive data are as follows:
 - Bit 0 to bit 6 when transfer data is 7-bit long
 - Bit 0 to bit 7 when transfer data is 8-bit long
 - Bit 0 to bit 8 when transfer data is 9-bit long.
- 2. Set bit 4 to bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Table 15.7 lists the functions of the input/output pins during UART mode. Table 15.8 lists the P6_4 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TXDi pin outputs an "H".

Figure 15.17 shows the typical transmit timings in UART mode. Figure 15.18 shows the typical receive timing in UART mode.

Pin Name	Function	Method of Selection
TXDi	Serial Data Output	(Outputs "H" when performing reception only)
(P6_3, P6_7, P7_0)		
RXDi	Serial Data Input	PD6_2 and PD6_6 bits in PD6 register = 0
(P6_2, P6_6, P7_1)		PD7_1 bit in PD7 register = 0
		(Can be used as an input port when performing transmission only)
CLKi	I/O Port	CKDIR bit in UiMR register = 0
(P6_1, P6_5, P7_2)	Transfer Clock Input	CKDIR bit in UiMR register = 1
		PD6_1 and PD6_5 bits in PD6 register = 0
		PD7_2 bit in PD7 register = 0
CTSi/RTSi	CTS Input	CRD bit in UiC0 register = 0
(P6_0, P6_4, P7_3)		CRS bit in UiC0 register = 0
		PD6_0 and PD6_4 bits in PD6 register = 0
		PD7_3 bit in PD7 register = 0
	RTS Output	CRD bit = 0
		CRS bit = 1
	I/O Port	CRD bit = 1

Table 15.7 I/O Pin Functions

i = 0 to 2

Table 15.8 P6_4 Pin Functions

	Bit set Value					
Pin Function	U1C0 Register		UCON Register		PD6 Register	
	CRD bit	CRS bit	RCSP bit	CLKMD1 bit	PD6_4 bit	
P6_4	1	-	0	0	Input: 0, Output: 1	
CTS1	0	0	0	0	0	
RTS1	0	1	0	0	-	
CTS0 ⁽¹⁾	0	0	1	0	0	

-: "0" or "1"

NOTE:

1. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).






Figure 15.17 Transmit Operation




Figure 15.18 Receive Operation

15.1.2.1 Bit Rates

In UART mode, the frequency set by the UiBRG register (i = 0 to 2) divided by 16 become the bit rates. Table 15.9 lists example of bit rates and settings.

		Peripheral Funct	ion Clock: 16MHz	Peripheral Functi	on Clock: 20MHz	Peripheral Function	on Clock: 24MHz ⁽¹⁾
Bit-rate	Count Source	Set Value of	Actual Time	Set Value of	Actual Time	Set Value of	Actual Time
(bps)	of BRG	BRG: n	(bps)	BRG: n	(bps)	BRG: n	(bps)
1200	f8	103 (67h)	1202	129 (81h)	1202	155 (9Bh)	1202
2400	f8	51 (33h)	2404	64 (40h)	2404	77 (4Dh)	2404
4800	f8	25 (19h)	4808	32 (20h)	4735	38 (26h)	4808
9600	f1	103 (67h)	9615	129(81h)	9615	155 (9Bh)	9615
14400	f1	68 (44h)	14493	86 (56h)	14368	103 (67h)	14423
19200	f1	51 (33h)	19231	64 (40h)	19231	77 (4Dh)	19231
28800	f1	34 (22h)	28571	42 (2Ah)	29070	51 (33h)	28846
31250	f1	31 (1Fh)	31250	39 (27h)	31250	47 (2Fh)	31250
38400	f1	25 (19h)	38462	32 (20h)	37879	38 (26h)	38462
51200	f1	19 (13h)	50000	23(17h)	52083	28 (1Ch)	51724

Table 15.9 Example of Bit Rates and Settings	Table 15.9	Example	of Bit Rates	and	Settings
--	------------	---------	--------------	-----	----------

NOTE:

1.24 MHz is available Normal-ver. only.

15.1.2.2 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2)
 - (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
 - (2) Set the RE bit in the UiC1 register to "1" (reception enabled)
- Resetting the UiTB register (i = 0 to 2)
 - (1) Set the SMD2 to SMD0 bits in the UiMR register to "000b" (serial interface disabled)
 - (2) Set the SMD2 to SMD0 bits in the UiMR register to "001b", "101b", "110b"
 - (3) "1" (transmission enabled) is written to the TE bit in the UiC1 register, regardless of the TE bit

15.1.2.3 LSB First/MSB First Select Function

As shown in Figure 15.19, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8-bit long.

(1) When the LEOPM bit in the LUCO register -0 (LSP first)
(1) When the UFORM bit in the UiC0 register = 0 (LSB first)
СЬКІ
TXDi ST DO D1 D2 D3 D4 D5 D6 D7 P SP
RXDi ST DO D1 D2 D3 D4 D5 D6 D7 P SP
(2) When the UFORM bit = 1 (MSB first)
CLKi
ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
RXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
i = 0 to 2
ST: Start bit P: Parity bit SP: Stop bit
 NOTE: 1. This applies to the case where the register bits are set as follows: CKPOL bit in UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) UiLCH bit in UiC1 register = 0 (no reverse) STPS bit in UiMR register = 0 (1 stop bit) PRYE bit in UiMR register = 1 (parity enabled)

Figure 15.19 Transfer Format

15.1.2.4 Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 15.20 shows serial data logic.

(1) When the	UiLCH bit in the UiC1 register = 0 (no reverse)
Transfer clock	
TXDi (no reverse)	"H"
(2) When the	UiLCH bit = 1 (reverse)
Transfer clock	
TXDi (reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP
i = 0 to 2 ST: Start bit P: Parity bit SP: Stop bit	
• CKPC • UFOF • STPS	plies to the case where the register bit are set as follows: DL bit in UiC0 register = 0 (transmit data output at the falling edge of the transfer clock) RM bit in UiC0 register = 0 (LSB first) bit in UiMR register = 0 (1 stop bit) E bit in UiMR register = 1 (parity enabled)

Figure 15.20 Serial Data Logic Switching

15.1.2.5 TXD and RXD I/O Polarity Inverse Function

This function inverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 15.21 shows the TXD and RXD input/output polarity inverse.

(1) When the IOPOL bit in the UiMR register = 0 (no reverse)
TXDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
RXDi "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP (no reverse) "L"
(2) When the IOPOL bit = 1 (reverse)
RXDi "H" ST (DO (DT) D2 (D3 (D5 (D7) P) SP SP
i = 0 to 2 ST: Start bit P: Parity bit SP: Stop bit
NOTE: 1. This applies to the case where the register bits are set as follows: • UFORM bit in UiC0 register = 0 (LSB first) • STPS bit in UiMR register = 0 (1 stop bit) • PRYE bit in UiMR register = 1 (parity enabled)

Figure 15.21 TXD and RXD I/O Polarity Inverse

15.1.2.6 CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit operation start when "L" is applied to the $\overline{\text{CTSi}/\text{RTSi}}$ (i = 0 to 2) pin. Transmit operation begins when the $\overline{\text{CTSi}/\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit operation, the operation stops before the next data.

When the RTS function is used, the CTSi/RTSi pin outputs on "L" signal when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

- CRD bit in UiC0 register = 1 (disables UART0 CTS/RTS function) CTSi/RTSi pin is programmable I/O function
- CRD bit = 0, CRS bit in UiC0 register= 0 (CTS function is selected) CTSi/RTSi pin is CTS function
- CRD bit = 0, CRS bit = 1 (RTS function is selected)
 CTSi/RTSi pin is RTS function

15.1.2.7 CTS/RTS Separate Function (UART0)

This function separates CTS0/RTS0, outputs RTS0 from the P6_0 pin, and accepts as input the CTS0 from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- CRS bit in U0C0 register = 1 (outputs UART0 RTS)
- CRD bit in U1C0 register = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- CRS bit in U1C0 register = 0 (inputs UART1 $\overline{\text{CTS}}$)
- RCSP bit in UCON register = 1 (inputs $\overline{\text{CTS}}$ 0 from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used. Figure 15.22 shows CTS/RTS separate function usage.




Figure 15.22 CTS/RTS Separate Function

15.1.3 Special Mode 1 (I²C Mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 15.10 lists the specifications of the I²C mode. Figure 15.23 shows the block diagram for I²C mode. Table 15.11 lists the registers used in the I²C mode and the register values set. Table 15.12 lists the functions in I²C mode. Figure 15.24 shows the transfer to the UiRB register and interrupt timing.

As shown in Table 15.12, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to "010b" and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification		
Transfer Data Format	Transfer data length: 8 bits		
Transfer Clock	During master		
	The CKDIR bit in the UiMR register = 0 (internal clock) : fj/ 2(n+1)		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh		
	During slave		
	The CKDIR bit = 1 (external clock) : Input from SCLi pin		
Transmission Start Condition	Before transmission can start, the following requirements must be met ⁽¹⁾		
	 The TE bit in the UiC1 register = 1 (transmission enabled) 		
	 The TI bit in the UiC1 register = 0 (data present in the UiTB register) 		
Reception Start Condition	Before reception can start, the following requirements must be met ⁽¹⁾		
	 The RE bit in the UiC1 register = 1 (reception enabled) 		
	 The TE bit in the UiC1 register = 1 (transmission enabled) 		
	 The TI bit in the UiC1 register = 0 (data present in the UiTB register) 		
Interrupt Request	When start or stop condition is detected, acknowledge undetected, and acknowledge		
Generation Timing	detected		
Error Detection	Overrun error (2)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	UiRB register and received the 8th bit of the next data		
Select Function	Arbitration lost		
	Timing at which the ABT bit in the UiRB register is updated can be selected		
	• SDAi digital delay		
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable		
	Clock phase setting		
	With or without clock delay selectable		
- 0 to 2			

Table 15.10 I²C Mode Specifications

i = 0 to 2

NOTES:

1. When an external clock is selected, the conditions must be met while the external clock is in the high state.

2. If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.






Figure 15.23 I²C Mode Block Diagram



Table 15.11 Registers to Be Used and Settings in I²C Mode

			atian			
Register	Bit	Master	loction Slave			
UiTB (1)	0 to 7	Set transmission data	Slave			
UIRB (1)	0 to 7	Reception data can be read				
	8	ACK or NACK is set in this bit				
	o ABT					
	OER	Arbitration lost detection flag	Invalid			
		Overrun error flag				
UiBRG	0 to 7	Set a transfer rate	Invalid			
UiMR (1)	SMD2 to SMD0	Set to "010b"	0			
	CKDIR	Set to "0"	Set to "1"			
	IOPOL	Set to "0"	I			
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid			
	CRS	Invalid because the CRD bit = 1				
	TXEPT	Transmit register empty flag				
	CRD	Set to "1"				
	NCH	Set to "1"				
	CKPOL	Set to "0"				
	UFORM	Set to "1"				
UiC1	TE	Set this bit to "1" to enable transmission				
	TI	Transmit buffer empty flag				
	RE	Set this bit to "1" to enable reception				
	RI		Reception complete flag			
	U2IRS (2)		Invalid			
	U2RRM ⁽²⁾ ,	Set to "0"				
	UiLCH, UiERE					
UiSMR	IICM	Set to "1"				
	ABC	Select the timing at which arbitration-lost	Invalid			
		is detected				
	BBS	Bus busy flag	1			
	3 to 7	Set to "0"				
UiSMR2	IICM2	See Table 15.12 I ² C Mode Functions				
	CSC	Set this bit to "1" to enable clock synchronization Set to "0"				
	SWC	Set this bit to "1" to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock				
	ALS	Set this bit to "1" to have SDAi output	Set to "0"			
		stopped when arbitration-lost is detected				
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at			
			start condition detection			
	SWC2	Set this bit to "1" to have SCLi output forci				
	SDHI	Set this bit to "1" to disable SDAi output				
	7	Set to "0"				
UiSMR3	0, 2, 4 and NODC	Set to "0"				
	CKPH	See Table 15.12 I ² C Mode Functions				
	DL2 to DL0	Set the amount of SDAi digital delay				
UiSMR4	STAREQ	Set this bit to "1" to generate start condition	Set to "0"			
010101114	RSTAREQ	Set this bit to "1" to generate restart condition	Set to "0"			
	STPREQ	Set this bit to "1" to generate restart condition	Set to "0"			
	STSPSEL	Set this bit to "1" to generate stop condition	Set to "0"			
	ACKD	Select ACK or NACK	36110 0			
	ACKC	Set this bit to "1" to output ACK data				
		Set this bit to "1" to have SCLi output	Set to "0"			
	SCLHI	1				
	014/00	stopped when stop condition is detected				
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L" hold			
			at the falling edge of the 9th bit of clock			
IFSR0	IFSR06, ISFR07	Set to "1"				
UCON	U0IRS, U1IRS	Invalid				
	2 to 7	Set to "0"				

i = 0 to 2 NOTES:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.

2. Set the bit 4 and bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.



Table 15.12 I²C Mode Functions

	Clock	l ² C	Mode (SMD2 to S	MD0 = 010b, IICM	= 1)
	Clock Synchronous	IICM		1	2 = 1
Function	Serial I/O Mode	(NACK/AC	K interrupt)	(UART transmit/	receive interrupt)
	(SMD2 to SMD0 = 001b, IICM = 0)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of Interrupt	-	Start condition de	tection or stop cor	ndition detection	
Number 6, 7 and 10 ^{(1) (5) (7)}		(See Table 15.13	STSPSEL Bit Fu	inctions)	
Factor of Interrupt	UARTi transmission	No acknowledgm	ent detection	UARTi transmission	UARTi transmission
Number 15, 17 and 19 ^{(1) (6)}	Transmission started or completed (selected by UiIRS)	(NACK) Rising edge of SC	CLi 9th bit	Rising edge of SCLi 9th bit	Falling edge of SCLi next to the 9th bit
Factor of Interrupt	UARTi reception	Acknowledgment	detection (ACK)	UARTi reception	
Number 16, 18 and 20 $^{(1)}$ $^{(6)}$	When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SC	CLi 9th bit	Falling edge of S	CLi 9th bit
Timing for Transferring	CKPOL = 0 (rising edge)	Rising edge of SC	CLi 9th bit	Falling edge of	Falling and rising
Data from UART	CKPOL = 1 (falling edge)			SCLi 9th bit	edges of SCLi 9th
Reception Shift Register					bit
to UiRB Register					
UARTi Transmission Output Delay	Not delayed	Delayed			
Functions of P6_3,	TXDi output	SDAi input/output	t		
P6_7 and P7_0 Pins Functions of P6_2,	DVDi innut				
P6_6 and P7_1 Pins	RXDi input	SCLi input/output			
Functions of P6_1,	CI Ki input or	- (Cannot be used	t in I ² C mode)		
P6_5 and P7_2 Pins					
Noise Filter Width	15 ns	200 ns			
Read RXDi and SCLi Pins Levels	Possible when the corresponding port direction bit = 0	Always possible n	o matter how the c	corresponding port	direction bit is set
Initial Value of TXDi	CKPOL = 0 (H)	The value set in t	he port register be	fore setting I ² C mo	ode ⁽²⁾
and SDAi Outputs	CKPOL = 1 (L)				
Initial and End	-	Н	L	н	L
Value of SCLi					
DMA1 Factor (6)	UARTi reception	Acknowledgment detection (ACK) UARTi reception Falling edge of SCLi 9th bit		CLi 9th bit	
Store Received Data				1st to 8th bits are stored into bit 7 to bit 0 in UiRB register ⁽³⁾	
Read Received Data	The UiRB register status is read Bit 6 to bit 0 i register ⁽⁴⁾ are 7 to bit 1. Bit 8		Bit 6 to bit 0 in the UiRB register ⁽⁴⁾ are read as bit 7 to bit 1. Bit 8 in the UiRB register is read as bit 0.		

i = 0 to 2 NOTES:

If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to 23.8 Interrupts.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to set the IR bit to "0" (interrupt not requested) after changing those bits.
SMD2 to SMD0 bits in UiMR register
IICM2 bit in UiSMR2 register
Second data transfer to the UiRB register (falling edge of SCLi 9th bit)
First data transfer to the UiRB register (falling edge of SCLi 9th bit)
See Figure 15.26 STSPSEL Bit Functions.

- 5.
- 6.

See Figure 15.26 STSPSEL Bit Functions. See Figure 15.24 Transfer to UIRB Register and Interrupt Timing. When using UART0, be sure to set the IFSR06 bit in the IFSR0 register to "1" (cause of interrupt: UART0 bus collision detection). When using UART1, be sure to set the IFSR07 bit in the IFSR0 register to "1" (cause of interrupt: UART1 bus collision detection). 7.



SCLi	
SDAi	D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ D8(ACK, NACK)
	ACK interrupt (DMA1 request), NACK interrupt
	T Transfer to UiRB register
	b15 b9 b8 b7 b0
(2) IICI SCLi	M2 = 0, CKPH = 1 (clock delay)
SDAi	$\overline{)}$ D7 $\overline{)}$ D6 $\overline{)}$ D4 $\overline{)}$ D3 $\overline{)}$ D2 $\overline{)}$ D1 $\overline{)}$ D0 $\overline{)}$ D8(ACK, NACK)
	ACK interrupt (DMA1 request), NACK interrupt
	Transfer to UiRB register b15 b9 b8 b7 b0 D8 D7 D6 D5 D4 D3 D2 D1 D0 UIRB register UIRB register
(3) IICI SCLi	M2 = 1 (UART transmit/receive interrupt), CKPH = 0
SDAi	D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \ D8(ACK, NACK)
	Receive interrupt (DMA1 request)
	Transfer to UiRB register
(4) IICI	M2 = 1, CKPH = 1 $M2 = 1, CKPH = 1$
SCLi	1st bit 2nd bit 3rd bit 4th bit 5th bit 6th bit 7th bit 8th bit 9th bit
SDAi	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
	Receive interrupt (DMA1 request)
	Transfer to UiRB register Transfer to UiRB register
	b15 b9 b8 b7 b0 b15 b9 b8 b7 b0 D0 - D7 D6 D5 D4 D3 D2 D1 D8 D7 D6 D5 D4 D3 D2 D1 D8 D7 D6 D5 D4 D3 D2 D1 D0 UiRB register UiRB register

Figure 15.24 Transfer to UiRB Register and Interrupt Timing

15.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Figure 15.25 shows the detection of start and stop condition.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.




Figure 15.25 Detection of Start and Stop Condition

15.1.3.2 Output of Start and Stop Condition

- A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2) to "1" (start).
- A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to "1" (start).
- A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to "1" (start).
- The output procedure is described below.
- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

Table 15.13 and Figure 15.26 show the functions of the STSPSEL bit.



Table 15.13 STSPSEL Bit Functions

Function	STSPSEL Bit = 0	STSPSEL Bit = 1
Output of SCLi and SDAi Pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bits
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Start/Stop Condition Interrupt	Start/stop condition detection	Finish generating start/stop condition
Request Generation Timing		




Figure 15.26 STSPSEL Bit Functions

15.1.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the timing at which the ABT bit in the UiRB register is updated. If the ABC bit = 0 (updated per bit), the ABT bit is set to "1" at the same time unmatching is detected during check, and is set to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated per byte, set the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the UiSMR2 register to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

15.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 15.24.

The CSC bit in the UiSMR2 register is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the UiSMR2 register allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the UiSMR4 register is set to "1" (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the UiSMR2 register = 1 (0 output) makes it possible to forcibly output a lowlevel signal from the SCLi pin even while sending or receiving data. Setting the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a lowlevel signal.

If the SWC9 bit in the UiSMR4 register is set to "1" (SCL hold low enabled) when the CKPH bit in the UiSMR3 register = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

15.1.3.5 SDA Output

The data written to bit 7 to bit 0 (D7 to D0) in the UiTB register is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the SMD2 to SMD0 bits in the UiMR register = 000b (serial interface disabled).

The DL2 to DL0 bits in the UiSMR3 register allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the SDHI bit in the UiSMR2 register = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

15.1.3.6 SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the bit 7 to bit 0 in the UiRB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the bit 6 to bit 0 in the UiRB register and the 8th bit (D0) is stored in the bit 8 in the UiRB register. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.



15.1.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

15.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



15.1.4 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 15.14 lists the specifications of Special Mode 2. Figure 15.27 shows communication control example for Special Mode 2. Table 15.15 lists the registers used in Special Mode 2 and the register values set.

Specification
Transfer data length: 8 bits
Master mode
The CKDIR bit in the UiMR register = 0 (internal clock) : $fj/2(n+1)$
fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh
Slave mode
The CKDIR bit = 1 (external clock selected) : Input from CLKi pin
Controlled by input/output ports
Before transmission can start, the following requirements must be met ⁽¹⁾
 The TE bit in the UiC1 register = 1 (transmission enabled)
 The TI bit in the UiC1 register = 0 (data present in the UiTB register)
Before reception can start, the following requirements must be met (1)
 The RE bit in the UiC1 register = 1 (reception enabled)
 The TE bit in the UiC1 register = 1 (transmission enabled)
 The TI bit in the UiC1 register = 0 (data present in the UiTB register)
For transmission, one of the following conditions can be selected
• The UiIRS bit $^{(2)} = 0$ (transmit buffer empty): when transferring data from the UiTB
register to the UARTi transmit register (at start of transmission)
• The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
the UARTi transmit register
For reception
• When transferring data from the UARTi receive register to the UiRB register (at
completion of reception)
Overrun error ⁽³⁾
This error occurs if the serial I/O started receiving the next data before reading the
UiRB register and received the 7th bit of the next data
Clock phase setting
Selectable from four combinations of transfer clock polarities and phases

Table 15.14 Special Mode 2 Specifications

i = 0 to 2

NOTES:

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the low state.
- 2. The U0IRS and U1IRS bits respectively are bits 0 and 1 in the UCON register ; the U2IRS bit is bit 4 in the U2C1 register.
- 3. If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit in SiRIC register does not change.








Table 15.15 Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function
UiTB ⁽¹⁾	0 to 7	Set transmission data
UiRB ⁽¹⁾	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR ⁽¹⁾	SMD2 to SMD0	Set to "001b"
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because the CRD bit = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TXDi pin output format
	CKPOL	Clock phases can be set in combination with the CKPH bit in the UiSMR3 register
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (2)	Select UART2 transmit interrupt cause
	U2RRM ⁽²⁾ ,	Set to "0"
	UiLCH, UiERE	
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the UiC0 register
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because the CLKMD1 bit = 0
	CLKMD1, RCSP, 7	Set to "0"

i = 0 to 2

NOTES:

- 1. Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.
- 2. Set the bit 4 and bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

15.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated. Figure 15.28 shows the transmission and reception timing in master (internal clock).

Figure 15.29 shows the transmission and reception timing (CKPH = 0) in slave (external clock).

Figure 15.30 shows the transmission and reception timing (CKPH = 1) in slave (external clock).




Figure 15.28 Transmission and Reception Timing in Master Mode (Internal Clock)






Figure 15.29 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 15.30 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)



15.1.5 Special Mode 3 (IE Mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 15.16 lists the registers used in IE mode and the register values set. Figure 15.31 shows the functions of bus collision detect function related bits.

If the TXDi pin (i = 0 to 2) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR06 and IFSR07 bits in the IFSR0 register to enable the UART0/UART1 bus collision detect function.

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB ⁽¹⁾	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
UiBRG	0 to 7	Set a transfer rate
UiMR	SMD2 to SMD0	Set to "110b"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Invalid because the PRYE bit = 0
	PRYE	Set to "0"
	IOPOL	Select the TXD/RXD input/output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because the CRD bit = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TXDi pin output mode
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt
	U2RRM ⁽²⁾ ,	Set to "0"
	UiLCH, UiERE	
UiSMR	0 to 3, 7	Set to "0"
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
IFSR0	IFSR06, IFSR07	Set to "1"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because the CLKMD1 bit = 0
	CLKMD1, RCSP, 7	Set to "0"

Table 15.16	Registers to	Be Used and	Settings in IE Mode
-------------	--------------	-------------	---------------------

i= 0 to 2

NOTES:

- 1. Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode.
- 2. Set the bit 4 and bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

(1) ABSCS Bit in UiS	MR Register (bus collision detect sampling clock select)
	If ABSCS bit = 0, bus collision is determined at the rising edge of the transfer clock
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TXDi	
RXDi	Input to TAjIN
Timer Aj	
	If ABSCS bit = 1, bus collision is determined when timer Aj (one-shot timer mode) underflows. Timer Aj: timer A3 when UART0; timer A4 when UART1; timer A0 when UART2
(2) ACSE Bit in UISM	R Register (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TXDi	
RXDi	
IR bit in UiBCNIC register	V If the ACSE bit = 1 (automatically clear when bus collision occurs), the TE bit is set to "0"
TE bit in UiC1 register	(transmission disabled) when the IR bit in the UIBCNIC register = 1 (unmatching detected).
	Register (transmit start condition select) erial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TXDi	
Transmi	ssion enable condition is met
If SSS bit = 1, the s	erial I/O starts sending data at the rising edge (1) of RXDi
CLKi	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TXDi	(NOTE 2)
RXDi	
	KDi when IOPOL bit = 0; the rising edge of RXDi when IOPOL bit = 1. In must be met before the falling edge $^{(1)}$ of RXDi.
i = 0 to 2 This diagram applies to the	e case where IOPOL bit =1 (reversed)

Figure 15.31 Bus Collision Detect Function-Related Bits

15.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TXD2 pin when a parity error is detected. Table 15.17 lists the specifications of SIM mode. Table 15.18 lists the registers used in the SIM mode and the register values set. Figure 15.32 shows the typical transmit/receive timing in SIM mode.

Item	Specification	
Transfer data format	Direct format	
	Inverse format	
Transfer clock	 The CKDIR bit in the U2MR register = 0 (internal clock) : fi/ 16(n+1) 	
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the U2BRG register 00h to FFh	
	 The CKDIR bit = 1 (external clock) : fEXT/16(n+1) 	
	fEXT: Input from CLK2 pin. n: Setting value of the U2BRG register 00h to FFh	
Transmission start condition	Before transmission can start, the following requirements must be met	
	 The TE bit in the U2C1 register = 1 (transmission enabled) 	
	 The TI bit in the U2C1 register = 0 (data present in the U2TB register) 	
Reception start condition	Before reception can start, the following requirements must be met	
	 The RE bit in the U2C1 register = 1 (reception enabled) 	
	Start bit detection	
Interrupt request	For transmission	
generation timing (2)	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit = 1)	
	For reception	
	When transferring data from the UART2 receive register to the U2RB register (at	
	completion of reception)	
Error detection	• Overrun error ⁽¹⁾	
	This error occurs if the serial I/O started receiving the next data before reading the	
	U2RB register and received the bit one before the last stop bit of the next data	
	• Framing error ⁽³⁾	
	This error occurs when the number of stop bits set is not detected	
	• Parity error ⁽³⁾	
	During reception, if a parity error is detected, parity error signal is output from the	
	TXD2 pin.	
	During transmission, a parity error is detected by the level of input to the RXD2 pin	
	when a transmission interrupt occurs	
	• Error sum flag	
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered	

Table 15.17 SIM Mode Specifications

NOTES:

- 1. If an overrun error occurs, the value of the U2RB register will be indeterminate. The IR bit in the S2RIC register does not change.
- 2. A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmit is completed) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, set the IR bit to "0" (interrupt not requested) after setting these bits.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.

Table 15.18 Registers to Be Used and Settings in SIM Mode

Register	Bit	Function
U2TB ⁽¹⁾	0 to 7	Set transmission data
U2RB ⁽¹⁾	0 to 7	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a transfer rate
U2MR	SMD2 to SMD0	Set to "101b"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because the CRD bit = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Set to "0"
	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Set to "1"
	U2RRM	Set to "0"
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR ⁽¹⁾	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

NOTE:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.




Figure 15.32 Transmit and Receive Timing in SIM Mode

Figure 15.33 shows the example of connecting the SIM interface. Connect TXD2 and RXD2 and apply pull-up.




Figure 15.33 SIM Interface Connection

15.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register to "1".

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TXD2 output low with the timing shown in Figure 15.32. If the R2RB register is read while outputting a parity error signal, the PER bit is set to "0" and at the same time the TXD2 output is returned high.

When transmitting, a transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RXD2 pin in a transmission-finished interrupt service routine.

Transfer clock		
RXD2	"H" ST (D0) D1) D2) D3) D4) D5) D6) D	7 P SP
TXD2	"H" (NOTE 1)	
RI bit in U2C1 register	"1" "0"	
This timing diagram applies to the case where the direct format is implemented.		ST: Start bit P: Even Parity
NOTE: 1: The outpu	t of microcomputer is in the high-impedance state (p	SP: Stop bit ulled up externally).

Figure 15.34 shows the output timing of the parity error signal

Figure 15.34 Parity Error Signal Output Timing



15.1.6.2 Format

When direct format, set the PRY bit in the U2MR register to "1", the UFORM bit in the U2C0 register to "0" and the U2LCH bit in the U2C1 register to "0".

When inverse format, set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1". Figure 15.35 shows the SIM interface format.

(1) Direct	format
Transfer clock	
TXD2	"H" (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (P)
	P : Even parity
(2) Invers	e format
Transfer clock	
TXD2	"H"
	P : Odd parity

Figure 15.35 SIM Interface Format



15.2 SI/Oi (i = 3 to 6) ⁽¹⁾

SI/Oi is exclusive clock-synchronous serial I/Os.

Figure 15.36 shows the block diagram of SI/Oi, and Figures 15.37 and 15.38 show the SI/Oi-related registers. Table 15.19 lists the specifications of SI/Oi.

NOTE:

1. 100-pin version supports SI/O3 and SI/O4. 128-pin version supports SI/O3, SI/O4, SI/O5 and SI/O6.




Figure 15.36 SI/Oi Block Diagram



SI/Oi Control Registe	r (i = 3 t	to 6) ⁽¹⁾			
b7 b6 b5 b4 b3 b2 b1 b0]	S3C (S4C (S5C (⁶) (ddress 11E2h 11E6h 11EAh 11D8h	After Reset 01000000b 01000000b 01000000b 01000000b	
	Bit Symbol	Bit Name		Description	RW
	SMi0	Internal Synchronous	b1 b0 0 0 : Selecting f1SIO or f2SIO 0 1 : Selecting f8SIO 1 0 : Selecting f32SIO 1 1 : Do not set a value		RW
	SMi1	Clock Select Bit (7)			RW
	SMi2	SOUTi Output Disable Bit ⁽⁴⁾	0 : SOUTi output 1 : SOUTi output disabled (high-impedance)		RW
	SMi3	S I/Oi Port Select Bit (5)	0 : Input/output port 1 : SOUTi output, CLKi function		RW
	SMi4	CLK Polarity Select Bit	 0: Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1: Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 		RW
	SMi5	Transfer Direction Select Bit	0 : LSB first 1 : MSB first		RW
	SMi6	Synchronous Clock Select Bit	0 : External clo 1 : Internal cloc		RW
	SMi7	SOUTi Initial Value Set Bit		the SMi3 bit = 0	RW

NOTES:

1. Make sure this register is written to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (write enabled).

2. Set the SMi3 bit to "1" (SOUTi output, CLKi function) and the corresponding port direction bit to "0" (input mode).

3. Set the SMi3 bit to "1" (SOUTi output, CLKi function).

4. When the SM32, SM52 or SM62 bit = 1, the corresponding pin is placed in the high-impedance state regardless of which functions of those pins are being used.


SI/O4 is effective only when the SM43 bit = 1 (SOUT4 output, CLK4 function).

5. When using SI/O4, set the SM43 bit to "1" (SOUT4 output, CLK4 function) and the corresponding port direction bit for SOUT4 pin to "0" (input mode).

6. The S5C and S6C registers are only in the 128-pin version. When using the S5C and S6C registers, set these registers after setting the PU37 bit in the PUR3 register to "1" (Pins P11 to P14 are usable).


7. When changing the SMi1 to SMi0 bits, set the SiBRG register.

SI/Oi Bit Rate Generator (i = 3 to 6) $^{(1)}(2)(4)$




4. Write to this register after setting the SMi1 to SMi0 bits in the SiC register.

SI/Oi Transmit/Receive Register (i = 3 to 6) (1) (2)







2. When setting the S3TRF to S6TRF bits to "0", use the MOV instruction to write to the these bits after setting to "0" the bit set to "0" and setting other bits to "1".

Figure 15.38 S3456TRR Register



Item	Specification				
Transfer Data Format	Transfer data length: 8 bits				
Transfer clock	• SMi6 bit in SiC register = 1 (internal clock) : fj/2(n+1)				
	fj = f1SIO, f8SIO, f32SIO. n = Setting value of SiBRG register 00h to FFh				
	• SMi6 bit = 0 (external clock) : Input from CLKi pin ⁽¹⁾				
Transmission/Reception	Before transmission/reception can start, the following requirements must be met				
Start Condition	Write transmit data to the SiTRR register (2) (3)				
Interrupt Request	• When SMi4 bit in SiC register = 0				
Generation Timing	The rising edge of the last transfer clock pulse ⁽⁴⁾				
	• When SMi4 bit = 1				
	The falling edge of the last transfer clock pulse ⁽⁴⁾				
CLKi Pin Function	I/O port, transfer clock input, transfer clock output				
SOUTi Pin Function	I/O port, transmit data output, high-impedance				
SINi Pin Function	I/O port, receive data input				
Select Function	LSB first or MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning				
	with bit 7 can be selected				
	 Function for setting an SOUTi initial value set function 				
	When the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin				
	output level while not transmitting can be selected.				
	CLK polarity selection				
	Whether transmit data is output/input timing at the rising edge or falling				
	edge of transfer clock can be selected.				

Table 15.19 SI/Oi Specifications

i = 3 to 6 (5 and 6 are only in the 128-pin version.)

NOTES:

- 1. To set the SMi6 bit in the SiC register to "0" (external clock), follow the procedure described below.
 - If the SMi4 bit in the SiC register = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
 - If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
 - Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.
- 2. Unlike UART0 to UART2, SI/Oi is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.

15.2.1 SI/Oi Operation Timing

Figure 15.39 shows the SI/Oi operation timing.




Figure 15.39 SI/Oi Operation Timing

15.2.2 CLK Polarity Selection

The SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. Figure 15.40 shows the polarity of the transfer clock.

(1) When SMi4 bit in SiC register = 0
SINi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7
(2) When SMi4 bit in SiC register = 1
SINi <u>D0 D1 D2 D3 D4 D5 D6 D7</u>
i = 3 to 6 (5 and 6 are only in the 128-pin version.) *This diagram applies to the case where the bits in the SiC register are set as follows: • SMi5 = 0 (LSB first) • SMi6 = 1 (internal clock)
 NOTES: When the SMi6 bit = 1 (internal clock), a high level is output from the CLKi pin if not transferring data. When the SMi6 bit = 1 (internal clock), a low level is output from the CLKi pin if not transferring data.

Figure 15.40 Polarity of Transfer Clock

15.2.3 Functions for Setting an SOUTi Initial Value

If the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring ⁽¹⁾.

Figure 15.41 shows the timing chart for setting an SOUTi initial value and how to set it.

NOTE:

1. When CAN0 function is selected, P7_4, P7_5 and P8_0 can be used as input/output pins for SI/O4. When CAN0 function is not selected, P9_5, P9_6 and P9_7 can be used as input/output pis for SI/O4.




Figure 15.41 SOUTi's Initial Value Setting



16. A/D Converter

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10_0 to P10_7, P9_5, P9_6, P0_0 to P0_7, and P2_0 to P2_7. Similarly, ADTRG input shares the pin with P9_7. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (input mode). When not using the A/D converter, set the VCUT bit to "0" (VREF unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip. The A/D conversion result is stored in the ADI register's bits for ANI, ANO_i, and AN2_i pins (i = 0 to 7). Table 16.1 shows the performance of the A/D converter. Figure 16.1 shows the block diagram of the A/D converter, and Figures 16.2 and 16.3 show the A/D converter-related registers.

Item	Performance		
Method of A/D Conversion	Successive approximation (capacitive coupling amplifier)		
Analog Input Voltage (1)	0V to AVCC (VCC)		
Operating Clock ϕ AD ⁽²⁾	fAD, divide-by-2 of fAD, divide-by-3 of fAD, divide-by-4 of fAD,		
	divide-by-6 of fAD, divide-by-12 of fAD		
Resolution	8 bits or 10 bits (selectable)		
Integral Nonlinearity Error	When AVCC = VREF = 5 V		
	With 8-bit resolution: ±2LSB		
	With 10-bit resolution		
	AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input: ±3LSB		
	ANEX0 and ANEX1 input (including mode in which external operation		
	amp is selected): ±7LSB		
	When AVCC = VREF = 3.3 V		
	With 8-bit resolution: ±2LSB		
	With 10-bit resolution		
	AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input: ±5LSB		
	ANEX0 and ANEX1 input (including mode in which external operation		
	amp is selected): ±7LSB		
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog Input Pins	8 pins (AN0 to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN0_0 to AN0_7)		
	+ 8 pins (AN2_0 to AN2_7)		
A/D Conversion	Software trigger		
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)		
	• External trigger (retriggerable)		
	Input on the ADTRG pin changes state from high to low after the ADST bit		
	is set to "1" (A/D conversion starts)		
Conversion Speed Per Pin	Without sample and hold		
	8-bit resolution: 49 ϕ AD cycles, 10-bit resolution: 59 ϕ AD cycles		
	With sample and hold		
	8-bit resolution: 28 \u00e9AD cycles, 10-bit resolution: 33 \u00e9AD cycles		
IOTES [.]			

Table 16.1 A/D Converter Performance

NOTES:

1. Does not depend on use of sample and hold.

2. ¢AD frequency must be 10 MHz or less.

When sample and hold is disabled, ϕ AD frequency must be 250 kHz or more. When sample and hold is enabled, ϕ AD frequency must be 1 MHz or more.




Figure 16.1 A/D Converter Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol ADCONC		After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RV
	CH0			RV
· · · · · · · · · · · · · · · · · · ·	CH1	Analog Input Pin Select Bit	Function varies with each operation mode	RW
	CH2			RV
	MD0	A/D Operation Mode	0 0 : One-shot mode 0 1 : Repeat mode	RW
	MD1	Select Bit 0	1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RV
	TRG	Trigger Select Bit	0 : Software trigger 1 : ADTRG trigger	RW
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
		Francisco au Oalant Dit O	Refer to NOTE 2 for ADCON2	
TE: 1. If the ADCON0 registe D Control Register b6 b5 b4 b3 b2 b1 b0	1 ⁽¹⁾		Register nversion result will be indeterminate	e.
1. If the ADCON0 registe	r is rewritten d	uring A/D conversion, the con Address	Register	
1. If the ADCON0 registe	r is rewritten de 1 ⁽¹⁾ Symbol	uring A/D conversion, the con Address	Register nversion result will be indeterminate After Reset	e.
1. If the ADCON0 registe	r is rewritten de 1 ⁽¹⁾ Symbol ADCON1	Address 03D7h Bit name	Register nversion result will be indeterminate After Reset 00h Function Function	e.
1. If the ADCON0 registe	r is rewritten de 1 ⁽¹⁾ Symbol ADCON1 Bit symbol	uring A/D conversion, the con Address 03D7h	Register nversion result will be indeterminate After Reset 00h Function	e. RV RV
1. If the ADCON0 registe	r is rewritten di 1 ⁽¹⁾ Symbol ADCON1 Bit symbol SCAN0	Address 03D7h Bit name	Register nversion result will be indeterminate After Reset 00h Function Function	e. RV RV
1. If the ADCON0 registe	ar is rewritten de 1 ⁽¹⁾ Symbol ADCON1 Bit symbol SCAN0 SCAN1	Address 03D7h Bit name A/D Sweep Pin Select Bit A/D Operation Mode	Register nversion result will be indeterminate After Reset 00h Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1	e. RV RV RV
1. If the ADCON0 registe	r is rewritten de 1 ⁽¹⁾ Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2	Address 03D7h Bit name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1	Register nversion result will be indeterminated After Reset 00h Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode	e. RV RV RV RV
1. If the ADCON0 registe	r is rewritten di 1 ⁽¹⁾ Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS	Address 03D7h Bit name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit	Register nversion result will be indeterminate After Reset 00h Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2	
1. If the ADCON0 registe	r is rewritten de 1 ⁽¹⁾ Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D7h Bit name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit Frequency Select Bit 1	Register Inversion result will be indeterminated After Reset 00h Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2 Register 0 : VREF not connected	e. RV RV RV RV RV

Figure 16.2 ADCON0 Register and ADCON1 Register

starting A/D conversion.




Figure 16.3 ADCON2 Register, and AD0 to AD7 Registers

16.1 Mode Description

16.1.1 One-shot Mode

In one-shot mode, analog voltage applied to a selected pin is A/D converted once. Table 16.2 lists the specifications of one-shot mode. Figure 16.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Item	Specification			
Function	The CH2 to CH0 bits in the ADCON0 register, the ADGSEL1 to ADGSEL0			
	bits in the ADCON2 register and the OPA1 to OPA0 bits in the ADCON1			
	register select a pin Analog voltage applied to the pin is converted to a			
	digital code once.			
A/D Conversion	• When the TRG bit in the ADCON0 register is "0" (software trigger)			
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)			
	When the TRG bit is "1" (ADTRG trigger)			
	Input on the ADTRG pin changes state from high to low after the ADST			
	bit is set to "1" (A/D conversion starts)			
A/D Conversion	Completion of A/D conversion (If a software trigger is selected, the ADST			
Stop Condition	bit is set to "0" (A/D conversion halted).)			
	• Set the ADST bit to "0"			
Interrupt Request	Completion of A/D conversion			
Generation Timing				
Analog Input Pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7,			
	ANEX0 to ANEX1			
Reading of Result of	Read one of the AD0 to AD7 registers that corresponds to the selected pin			
A/D Converter				

Table 16 2	One-shot	Mode S	Specifications
	One-shot	moue c	pecifications



b7 b6 b5 b4 b3 b2 b1 b	Symbol ADCONC		After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	- CH0		b2 b1 b0 0 0 0 : AN0 is selected 0 0 1 : AN1 is selected	RW
	- CH1	Analog Input Pin Select Bit	1 0 0 : AN4 is selected	RW
· · · · · · · · · · · · · · · · · · ·	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected ^{(2) (3)}	RW
	- MD0	A/D Operation Mode	b4 b3	RW
	- MD1	Select Bit 0	0 0 : One-shot mode ⁽³⁾	RW
	- TRG	Trigger Select Bit	0 : Software trigger 1 : ADTRG trigger	RW
	- ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
	- CKS0	Frequency Select Bit 0	Refer to NOTE 2 for ADCON2 Register	RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r	N2_0 to AN2_7 of egister to select	can be used in same way as A the desired pin.	version result will be indeterminate. N0 to AN7. Use the ADGSEL1 to ADC again using another instruction.	
2. AN0_0 to AN_7, and A bits in the ADCON2 r	N2_0 to AN2_7 d egister to select 11 to MD0 bits, s 1 (1)	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address	N0 to AN7. Use the ADGSEL1 to AD0	
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 (egister to select 01 to MD0 bits, s 1 (1) 1 (1) Symbol	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address	N0 to AN7. Use the ADGSEL1 to ADC again using another instruction. After Reset	
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 d egister to select 1 to MD0 bits, s 1 ⁽¹⁾ Symbol ADCON1	can be used in same way as A the desired pin. Let the CH2 to CH0 bits over Address 03D7h Bit Name	N0 to AN7. Use the ADGSEL1 to ADO again using another instruction. After Reset 00h Function	
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 d egister to select of to MD0 bits, s 1 (1) Symbol ADCON1	can be used in same way as A the desired pin. let the CH2 to CH0 bits over Address I 03D7h	N0 to AN7. Use the ADGSEL1 to ADC again using another instruction. After Reset 00h	RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 of egister to select of to MD0 bits, s f 1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0	can be used in same way as A the desired pin. Let the CH2 to CH0 bits over Address 03D7h Bit Name	N0 to AN7. Use the ADGSEL1 to ADO again using another instruction. After Reset 00h Function	RW RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 degister to select of to MD0 bits, s 1 (1) Symbol ADCON1 Bit Symbol SCAN0 - SCAN1	can be used in same way as A the desired pin. et the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode	N0 to AN7. Use the ADGSEL1 to ADO again using another instruction. After Reset 00h Function Invalid in one-shot mode Set to "0" when one-shot mode	RW RW RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 degister to select of to MD0 bits, s 1 (1) Symbol ADCON1 Bit Symbol SCAN0 - SCAN1	can be used in same way as A the desired pin. Set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1	N0 to AN7. Use the ADGSEL1 to ADC again using another instruction. After Reset 00h Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode	RW RW RW RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 of egister to select 1 to MD0 bits, s 1 (1) Symbol ADCON1 Bit Symbol SCAN0 - SCAN1 - MD2 - BITS	can be used in same way as A the desired pin. Set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit	N0 to AN7. Use the ADGSEL1 to ADC again using another instruction. After Reset 00h Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2	RW RW RW RW
2. AN0_0 to AN_7, and A bits in the ADCON2 r 3. After rewriting the ME A/D Control Registe	N2_0 to AN2_7 of egister to select 11 to MD0 bits, s 1 (1) Symbol ADCON1 Bit Symbol SCAN0 - SCAN1 - MD2 - BITS - CKS1	can be used in same way as A the desired pin. Set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit Frequency Select Bit 1	N0 to AN7. Use the ADGSEL1 to ADC again using another instruction. After Reset 00h Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2 Register	

NOTES:

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

2. If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

Figure 16.4 ADCON0 Register and ADCON1 Register in One-shot Mode

16.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 16.3 lists the specifications of repeat mode. Figure 16.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register, the ADGSEL1 to ADGSEL0
	bits in the ADCON2 register and the OPA1 to OPA0 bits in the ADCON1
	register select a pin. Analog voltage applied to this pin is repeatedly
	converted to a digital code.
A/D Conversion	When the TRG bit in the ADCON0 register is "0" (software trigger)
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST
	bit is set to "1" (A/D conversion starts)
A/D Conversion	Set the ADST bit to "0" (A/D conversion halted)
Stop Condition	
Interrupt Request	None generated
Generation Timing	
Analog Input Pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7,
	ANEX0 to ANEX1
Reading of Result of	Read one of the AD0 to AD7 registers that corresponds to the selected pin
A/D Converter	

Table 16.3 Repeat Mode Specifications



/D Control Registe	r U (')			
0 1 0 1	Symbol ADCONC		After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	СН0		0 0 0 : AN0 is selected 0 0 1 : AN1 is selected	RW
	CH1	Analog Input Pin Select Bit	1 0 0 : AN4 is selected	RW
	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected ^{(2) (3)}	RW
	- MD0	A/D Operation Mode	b4 b3	RW
	- MD1	Select Bit 0	0 1 : Repeat mode ⁽³⁾	RW
	TRG	Trigger Select Bit	0 : <u>Software</u> trigger 1 : ADTRG trigger	RW
· · · · · · · · · · · · · · · · · · ·	- ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
	CKS0	Frequency Select Bit 0	Refer to NOTE 2 for ADCON2 Register	RW
2. AN0_0 to AN_7, and a bits in the ADCON2	AN2_0 to AN2_7 or egister to select	can be used in same way as A the desired pin.	nversion result will be indeterminate. N0 to AN7. Use the ADGSEL1 to ADC again using another instruction.	
2. AN0_0 to AN_7, and a bits in the ADCON2	AN2_0 to AN2_7 (register to select D1 to MD0 bits, s	can be used in same way as A the desired pin.	N0 to AN7. Use the ADGSEL1 to ADO	
2. AN0_0 to AN_7, and a bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 (register to select D1 to MD0 bits, s	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address	N0 to AN7. Use the ADGSEL1 to ADO	
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Symbol	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset	<u></u> SEL
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Symbol ADCON	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 1 03D7h Bit Name	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function	3SEL RW
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Symbol ADCON ¹	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 1 03D7h	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h	RW
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Bit Symbol Bit Symbol SCAN0	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 1 03D7h Bit Name	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function	RW RW
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Bit Symbol Bit Symbol SCAN0	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function Invalid in repeat mode Set to "0" when repeat mode is	RW RW RW
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Bit Symbol ADCON Bit Symbol SCAN0 SCAN1	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode	RW RW RW RW
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 or register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Bit Symbol ADCON Bit Symbol SCAN0 SCAN1 MD2 BITS	can be used in same way as A the desired pin. set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2	
2. AN0_0 to AN_7, and bits in the ADCON2 3. After rewriting the MI	AN2_0 to AN2_7 register to select D1 to MD0 bits, s r 1 ⁽¹⁾ Bit Symbol ADCON Bit Symbol SCAN0 SCAN1 MD2 BITS CKS1	can be used in same way as A the desired pin. Set the CH2 to CH0 bits over Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit Frequency Select Bit 1	N0 to AN7. Use the ADGSEL1 to AD0 again using another instruction. After Reset 00h Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2 Register	RW RW RW RW

NOTES:

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

2. If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

Figure 16.5 ADCON0 Register and ADCON1 Register in Repeat Mode

16.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 16.4 lists the specifications of single sweep mode. Figure 16.6 shows the ADCON0 and ADCON1 registers in single sweep mode.

Item	Specification			
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to			
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied			
	to this pins is converted one-by-one to a digital code.			
A/D Conversion	• When the TRG bit in the ADCON0 register is "0" (software trigger)			
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)			
	When the TRG bit is "1" (ADTRG trigger)			
	Input on the ADTRG pin changes state from high to low after the ADST			
	bit is set to "1" (A/D conversion starts)			
A/D Conversion	Completion of A/D conversion (If a software trigger is selected, the ADST			
Stop Condition	bit is set to "0" (A/D conversion halted).)			
	Set the ADST bit to "0"			
Interrupt Request	Completion of A/D conversion			
Generation Timing				
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),			
	AN0 to AN7 (8 pins) ⁽¹⁾			
Reading of Result of	Read one of the AD0 to AD7 registers that corresponds to the selected pin			
A/D Converter				
NOTE				

Table 16.4	Single Sweep	Mode Specifications
------------	--------------	---------------------

NOTE:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.



A/D Control Register	0 (1)			
b7 b6 b5 b4 b3 b2 b1 b0	ן Symbol	Address	After Reset	
10	ADCONO		00000XXXb	
		002011		
	Bit Symbol	Bit Name	Function	RW
	CH0			RW
	CH1	Analog Input Pin Select Bit	Invalid in single sweep mode	RW
	CH2			RW
	MD0	A/D Operation Mode	b4 b3	RW
	MD1	Select Bit 0	1 0 : Single sweep mode	RW
	TRG	Trigger Select Bit	0 : Software trigger 1 : ADTRG trigger	RW
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RW
	CKS0	Frequency Select Bit 0	Refer to NOTE 2 for ADCON2 Register	RW
A/D Control Register	1 ⁽¹⁾ Symbol ADCON1		After Reset 00h	
]			
	Bit Symbol	Bit Name	Function	RW
	SCAN0		When single sweep mode is selected b1 b0 0 0 : AN0, AN1 (2 pins)	RW
· · · · · · · · · · · · · · · · · · ·	SCAN1	A/D Sweep Pin Select Bit	0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) ⁽²⁾	RW
	MD2	A/D Operation Mode Select Bit 1	Set to "0" when single sweep mode is selected	RW
	BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
	CKS1	Frequency Select Bit 1	Refer to NOTE 2 for ADCON2 Register	RW
	VCUT	VREF Connect Bit ⁽³⁾	1 : VREF connected	RW
l	OPA0	External Op-Amp	0 0 : ANEX0 and ANEX1 are not used 0 1 : Do not set a value	RW
	OPA1	Connection Mode Bit	1 0 : Do not set a value 1 1 : External op-amp connection mode	RW
NOTES:				

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

2. AN0_0 to AN_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

3. If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.

Figure 16.6 ADCON0 Register and ADCON1 Register in Single Sweep Mode

16.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code. Table 16.5 lists the specifications of repeat sweep mode 0. Figure 16.7 shows the ADCON0 and ADCON1 registers in repeat sweep mode 0.

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied
	to the pins is repeatedly converted to a digital code.
A/D Conversion	• When the TRG bit in the ADCON0 register is "0" (software trigger)
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST
	bit is set to "1" (A/D conversion starts)
A/D Conversion	Set the ADST bit to "0" (A/D conversion halted)
Stop Condition	
Interrupt Request	None generated
Generation Timing	
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	AN0 to AN7 (8 pins) ⁽¹⁾
Reading of Result of	Read one of the AD0 to AD7 registers that corresponds to the selected pin
A/D Converter	
NOTE:	

Table 16.5 Repeat Sweep Mode 0 Specifications	Table 16.5	Repeat Sweep	Mode 0 S	pecifications
---	------------	--------------	----------	---------------

NOTE:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.



b6 b5 b4 b3 b2 b1 b0	Symbol ADCONC		After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	СНО			RV
·····	CH1	Analog Input Pin Select Bit	Invalid in repeat sweep mode 0	RV
	CH2			RV
	MD0	A/D Operation Mode	b4 b3	RV
	MD1	Select Bit 0	1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RV
	TRG	Trigger Select Bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RV
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	RV
	- CKS0	Frequency Select Bit 0	Refer to NOTE 2 for ADCON2 Register	RV
D Control Register	1 ⁽¹⁾ J Symbol	Address	After reset	
1. If the ADCON0 registe	1 ⁽¹⁾ Symbol ADCON1	Address 03D7h	After reset 00h	i
1. If the ADCON0 register	1 ⁽¹⁾ J Symbol	Address	After reset 00h Function	i
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1	Address 03D7h Bit Name	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins)	RV
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol	Address 03D7h	After reset 00h Function When repeat sweep mode 0 is selected	RW
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0	Address 03D7h Bit Name	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins)	RW
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN7 (8 pins) (2) Set to "0" when repeat sweep	RW RW RW
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode	RW RW RW
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2 BITS	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN7 (8 pins) ⁽²⁾ Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2	RW RW RW RW RW
1. If the ADCON0 register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit Frequency Select Bit 1	After reset 00h Function When repeat sweep mode 0 is selected b1 b0 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) ⁽²⁾ Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2 Register	RW RW RW RW

ANO_0 to AN_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

3. If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.



16.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage selectively applied to all pins is repeatedly converted to a digital code. Table 16.6 lists the specifications of repeat sweep mode 1. Figure 16.8 shows the ADCON0 and ADCON1 registers in repeat sweep mode 1.

Item	Specification
Function	The input voltages on all pins selected by the ADGSEL1 to ADGSEL0 bits
	in the ADCON2 register are A/D converted repeatedly, with priority given
	to pins selected by the SCAN1 to SCAN0 bits in the ADCON1 register and
	ADGSEL1 to ADGSEL0 bits.
	Example : If AN0 selected, input voltages are A/D converted in order of
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A/D Conversion	• When the TRG bit in the ADCON0 register is "0" (software trigger)
Start Condition	The ADST bit in the ADCON0 register is set to "1" (A/D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST
	bit is set to "1" (A/D conversion starts)
A/D Conversion	Set the ADST bit to "0" (A/D conversion halted)
Stop Condition	
Interrupt Request	None generated
Generation Timing	
Analog Input Pins to be Given	Select from AN0 (1 pin), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins),
Priority when A/D Converted	AN0 to AN3 (4 pins) ⁽¹⁾
Reading of Result of	Read one of the AD0 to AD7 registers that corresponds to the selected pin
A/D Converter	

NOTE:

1. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.



b6 b5 b4 b3 b2 b1 b0	Symbol ADCONC		After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function	R۱
	CH0			R۱
·	CH1	Analog Input Pin Select Bit	Invalid in repeat sweep mode 1	R۱
	CH2			R
	MD0	A/D Operation Mode	1 1 : Repeat sweep mode 0 or	R١
	MD1	Select Bit 0	Repeat sweep mode 1	R١
	TRG	Trigger Select Bit	0 : Software trigger 1 : ADTRG trigger	R۱
	ADST	A/D Conversion Start Flag	0 : A/D conversion disabled 1 : A/D conversion started	R۱
	CKS0	Frequency Select Bit 0	Refer to NOTE 2 for ADCON2 Register	R۱
Control Register	1 ⁽¹⁾ J Symbol	Address	iversion result will be indeterminate. After Reset	
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1	Address 03D7h	After Reset 00h	i
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ J Symbol	Address	After Reset 00h Function	i
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1	Address 03D7h Bit Name	After Reset 00h Function When repeat sweep mode 1 is selected b1 b0 0 0 : AN0 (1 pin)	RV
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol	Address 03D7h	After Reset 00h Function When repeat sweep mode 1 is selected	RV
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0	Address 03D7h Bit Name	After Reset 00h Function When repeat sweep mode 1 is selected b1 b0 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins)	R\
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode	After Reset 00h Function When repeat sweep mode 1 is selected b1b0 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) ⁽²⁾ Set to "1" when repeat sweep	RV RV RV
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1	After Reset 00h Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) ⁽²⁾ Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode	RV RV RV
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2 BITS	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit	After Reset 00h Function When repeat sweep mode 1 is selected b100 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) ⁽²⁾ Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2	RV RV RV RV
. If the ADCON0 registe O Control Register	1 ⁽¹⁾ Symbol ADCON1 Bit Symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D7h Bit Name A/D Sweep Pin Select Bit A/D Operation Mode Select Bit 1 8/10-Bit Mode Select Bit Frequency Select Bit 1	After Reset 00h Function When repeat sweep mode 1 is selected b100 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) ⁽²⁾ Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode Refer to NOTE 2 for ADCON2 Register	RV RV RV RV RV RV

ANO_0 to AN_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.

3. If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A/D conversion.



16.2 Function

16.2.1 Resolution Select Function

The desired resolution can be selected using the BITS bit in the ADCON1 register. If the BITS bit is set to "1" (10-bit conversion accuracy), the A/D conversion result is stored in the bit 0 to bit 9 in the ADI register (i = 0 to 7). If the BITS bit is set to "0" (8-bit conversion accuracy), the A/D conversion result is stored in the bit 0 to bit 7 in the ADI register.

16.2.2 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample and hold function before starting A/D conversion.

16.2.3 Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the OPA1 to OPA0 bits in the ADCON1 register to select whether or not use ANEX0 and ANEX1. The A/D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

16.2.4 External Operation Amplifier (Op-Amp) Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANEX0 and ANEX1 pins. Set the OPA1 to OPA0 bits in the ADCON1 register to "11b" (external op-amp connection mode). The inputs from ANi (i = 0 to 7) ⁽¹⁾ are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A/D conversion result is stored in the corresponding ADi register. The A/D conversion speed depends on the response characteristics of the external op-amp. Figure 16.9 shows an example of how to connect the pins in external operation amp.

NOTE:

1. AN0_i and AN2_i can be used the same as ANi.




Figure 16.9 External Op-Amp Connection



16.2.5 Current Consumption Reducing Function

When not using the A/D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the VCUT bit in the ADCON1 register. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A/D converter, set the VCUT bit to "1" (VREF connected) and then set the ADST bit in the ADCON0 register to "1" (A/D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A/D conversion.

Note that this does not affect VREF for the D/A converter (irrelevant).

16.2.6 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 16.10 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN {1 - e
$$-\frac{1}{C(R0 + R)}t$$
}
And when t = T, VC=VIN $-\frac{X}{Y}$ VIN=VIN(1 $-\frac{X}{Y})$
 $e^{-\frac{1}{C(R0 + R)}T} = \frac{X}{Y}$
 $-\frac{1}{C(R0 + R)}T = \ln \frac{X}{Y}$
Hence, R0 = $-\frac{T}{C \cdot \ln \frac{X}{Y}} - R$

Figure 16.10 shows analog input pin and external sensor equivalent circuit.

When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

When $f(\phi AD) = 10$ MHz, T = 0.3 µs in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.3 $\mu s,$ R = 7.8 k $\Omega,$ C = 1.5 pF, X = 0.1, and Y = 1024. Hence,

$$R0 = -\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \cdot \ln \frac{0.1}{1024}} -7.8 \times 10^{3} = 13.9 \times 10^{3}$$

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out to be approximately 13.9 k Ω .






Figure 16.10 Analog Input Pin and External Sensor Equivalent Circuit



17. D/A Converter

This is an 8-bit, R-2R type D/A converter. These are two independent D/A converters.

D/A conversion is performed by writing to the DAi register (i = 0, 1). To output the result of conversion, set the DAiE bit in the DACON register to "1" (output enabled). Before D/A conversion can be used, the corresponding port direction bit must be set to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

 $V = VREF \times n/256$ (n = 0 to 255) VREF : reference voltage

Table 17.1 lists the performance of the D/A converter. Figure 17.1 shows the block diagram of the D/A converter. Figure 17.2 shows the D/A converter-related registers. Figure 17.3 shows the D/A converter equivalent circuit.

Item	Performance
D/A conversion Method	R-2R method
Resolution	8 bits
Analog Output Pin	2 channels (DA0 and DA1)




Figure 17.1 D/A Converter Block Diagram





Figure 17.2 DACON Register, DA0 and DA1 Registers





18. CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC-CCITT ($X^{16} + X^{12} + X^{5} + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8-bit unit. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles. Figure 18.1 shows the block diagram of the CRC circuit. Figure 18.2 shows the CRC-related registers. Figure

18.3 shows the calculation example using the CRC operation.





Figure 18.1 CRC Circuit Block Diagram








Figure 18.3 CRC Calculation

19. CAN Module

The CAN (Controller Area Network) module for the M16C/6N Group (M16C/6NK, M16C/6NM) of microcomputers is a communication controller implementing the CAN 2.0B protocol. The M16C/6N Group (M16C/6NK, M16C/6NM) contains two CAN modules which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 19.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.




Figure 19.1 CAN Module Block Diagram

CTX/CRX:	CAN I/O pins.
Protocol controller:	This controller handles the bus arbitration and the CAN protocol services, i.e. bit timing, stuffing, error status etc.
Message box:	This memory block consists of 16 slots that can be configured either as transmitter or receiver. Each slot contains an individual ID, data length code, a data field (8 bytes) and a time stamp.
Acceptance filter:	This block performs filtering operation for received messages. For the filtering operation, the CiGMR register ($i = 0, 1$), the CiLMAR register, or the CiLMBR register is used.
16 bit timer:	Used for the time stamp function. When the received message is stored in the message memory, the timer value is stored as a time stamp.
Wake-up function:	CAN0/1 wake-up interrupt request is generated by a message from the CAN bus.
Interrupt generation function	: The interrupt requests are generated by the CAN module. CANi successful reception
	interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt and
	CAN0/1 wake-up interrupt.

19.1 CAN Module-Related Registers

The CANi (i = 0, 1) module has the following registers.

19.1.1 CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

19.1.2 Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CANi global mask register (i = 0, 1) (CiGMR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CANi local mask A register (CiLMAR register: 6 bytes) Configuration of the masking condition for acceptance filtering processing to slot 14
- CANi local mask B register (CiLMBR register: 6 bytes) Configuration of the masking condition for acceptance filtering processing to slot 15

19.1.3 CAN SFR Registers

- CANi message control register j (i = 0, 1, j = 0 to 15) (CiMCTLj register: 8 bits \times 16) Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) Control of the CAN protocol
- CANi status register (CiSTR register: 16 bits) Indication of the protocol status
- CANi slot status register (CiSSTR register: 16 bits) Indication of the status of contents of each slot
- CANi interrupt control register (CiICR register: 16 bits) Selection of "interrupt enabled or disabled" for each slot
- CANi extended ID register (CiIDR register: 16 bits) Selection of ID format (standard or extended) for each slot
- CANi configuration register (CiCONR register: 16 bits) Configuration of the bus timing
- CANi receive error count register (CiRECR register: 8 bits) Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CANi transmit error count register (CiTECR register: 8 bits) Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CANi time stamp register (CiTSR register: 16 bits) Indication of the value of the time stamp counter
- CANi acceptance filter support register (CiAFS register: 16 bits) Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.



19.2 CANi Message Box (i = 0, 1)

Table 19.1 shows the memory mapping of the CANi message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the CiCTLR register.

Add	ress	Message Content ((Memory mapping)
CAN0	CAN1	Byte access (8 bits)	Word access (16 bits)
0060h + n • 16 + 0	0260h + n • 16 + 0	SID10 to SID6	SID5 to SID0
0060h + n • 16 + 1	0260h + n • 16 + 1	SID5 to SID0	SID10 to SID6
0060h + n • 16 + 2	0260h + n • 16 + 2	EID17 to EID14	EID13 to EID6
0060h + n • 16 + 3	0260h + n • 16 + 3	EID13 to EID6	EID17 to EID14
0060h + n • 16 + 4	0260h + n • 16 + 4	EID5 to EID0	Data Length Code (DLC)
0060h + n • 16 + 5	0260h + n • 16 + 5	Data Length Code (DLC)	EID5 to EID0
0060h + n • 16 + 6	0260h + n • 16 + 6	Data byte 0	Data byte 1
0060h + n • 16 + 7	0260h + n • 16 + 7	Data byte 1	Data byte 0
:			
0060h + n • 16 + 13	0260h + n • 16 + 13	Data byte 7	Data byte 6
0060h + n • 16 + 14	0260h + n • 16 + 14	Time stamp high-order byte	Time stamp low-order byte
0060h + n • 16 + 15	0260h + n • 16 + 15	Time stamp low-order byte	Time stamp high-order byte

Table 19.1 Memory Mapping of CANi Message Box

i = 0, 1

n = 0 to 15: the number of the slot



Figures 19.2 and 19.3 show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.




Figure 19.2 Bit Mapping in Byte Access




Figure 19.3 Bit Mapping in Word Access

19.3 Acceptance Mask Registers

Figures 19.4 and 19.5 show the CiGMR register (i = 0, 1), the CiLMAR register, and the CiLMBR register, in which bit mapping in byte access and word access are shown.

$>\!$	>>	$>\!\!\!>$	SID10	SID9	SID8	SID7	SID6	0160h	0360h)
\ge	\ge	SID5	SID4	SID3	SID2	SID1	SID0	0161h	0361h	
\succ	\succ	\succ	\succ	EID17	EID16	EID15	EID14	0162h	0362h	CiGMR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	0163h	0363h	
\geq	\ge	EID5	EID4	EID3	EID2	EID1	EID0	0164h	0364h	J
\succ	\succ	\succ	SID10	SID9	SID8	SID7	SID6	0166h	0366h	
\succ	\succ	SID5	SID4	SID3	SID2	SID1	SID0	0167h	0367h	
\succ	\succ	\succ	\succ	EID17	EID16	EID15	EID14	0168h	0368h	CiLMAR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	0169h	0369h	
\ge	\succ	EID5	EID4	EID3	EID2	EID1	EID0	016Ah	036Ah	J
\succ	\succ	\succ	SID10	SID9	SID8	SID7	SID6	016Ch	036Ch	
\ge	\ge	SID5	SID4	SID3	SID2	SID1	SID0	016Dh	036Dh	
\ge	\succ	\ge	\ge	EID17	EID16	EID15	EID14	016Eh	036Eh	CiLMBR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	016Fh	036Fh	
\ge	\ge	EID5	EID4	EID3	EID2	EID1	EID0	0170h	0370h	J
= 0, 1 NOTES: 1. 🖂	☐ is under	efined.								

Figure 19.4 Bit Mapping of Mask Registers in Byte Access




Figure 19.5 Bit Mapping of Mask Registers in Word Access

19.4 CAN SFR Registers

Figures 19.6 to 19.11 show the CAN SFR registers.

7 b6	b5 b4 b	b3 b2 b1 b0	COMCTLO	rmbol to C0MCTL15 to C1MCTL15	AddressAfter Reset0200h to 020Fh00h0220h to 022Fh00h	
			Bit Symbol	Bit Name	Function	RW
			NewData	Successful Reception Flag	 When set to reception slot 0: The content of the slot is read or still under processing by the CPU. 1 The CAN module has stored new data in the slot. 	RO ⁽¹⁾
			SentData	Successful Transmission Flag	When set to transmission slot 0: Transmission is not started or completed yet. 1: Transmission is successfully completed.	RO ⁽¹⁾
			InvalData	"Under Reception" Flag	When set to reception slot 0: The message is valid. 1: The message is invalid. (The message is being updated.)	RO
			TrmActive	"Under Transmission" Flag	When set to transmission slot 0: Waiting for bus idle or completion of arbitration. 1: Transmitting	RO
			MsgLost	Overwrite Flag	When set to reception slot0: No message has been overwritten in this slot.1: This slot already contained a message, but it has been overwritten by a new one.	RO ⁽¹⁾
			RemActive	Remote Frame Transmission/ Reception Status Flag ⁽²⁾	0: Data frame transmission/reception status 1: Remote frame transmission/reception status	RW
			RspLock	Auto Response Lock Mode Select Bit	 When set to reception remote frame slot O: After a remote frame is received, it will be answered automatically. 1: After a remote frame is received, no transmission will be started as long as this bit is set to "1". (Not responding) 	RW
			Remote	Remote Frame Corresponding Slot Select Bit	0: Slot not corresponding to remote frame 1: Slot corresponding to remote frame	RW
<u>.</u>			RecReq	Reception Slot Request Bit ⁽³⁾	0: Not reception slot 1: Reception slot	RW
			TrmReq	Transmission Slot Request Bit (3)	0: Not transmission slot 1: Transmission slot	RW

NOTES:

1. As for write, only writing "0" is possible. The value of each bit is written when the CAN module enters the respective state.

2. In Basic CAN mode, slots 14 and 15 serve as data format identification flag. The RemActive bit is set to "0" if the data frame is received and it is set to "1" if the remote frame is received.

3. One slot cannot be defined as reception slot and transmission slot at the same time.

4. This register can not be set in CAN reset/initialization mode of the CAN module.






CANi Control Register (i = 0, 1)b2 Symbol Address After Reset X000001b C0CTLR 0210h 0230h X000001b C1CTLR Bit Symbol Bit Name RW Function CAN Module 0: Operation mode Reset RW Reset Bit (1) 1: Reset/initialization mode Loop Back Mode 0: Loop back mode disabled LoopBack RW Select Bit (2) 1: Loop back mode enabled Message Order 0: Word access MsgOrder RW Select Bit (2) 1: Byte access 0: Basic CAN mode disabled Basic CAN Mode **BasicCAN** RW Select Bit (2) 1: Basic CAN mode enabled **Bus Error Interrupt** 0: Bus error interrupt disabled **BusErrEn** RW Enable Bit (2) 1: Bus error interrupt enabled Sleep Mode 0: Sleep mode disabled Sleep RW Select Bit (2) (3) 1: Sleep mode enabled; clock supply stopped CAN Port Enable 0: I/O port function RW PortEn Bit (2) (3) 1: CTX/CRX function Nothing is assigned. When write, set to "0". (b7) When read, its content is indeterminate. NOTES: 1. When the Reset bit is set to "1" (CAN reset/initialization mode), check that the State_Reset bit in the CiSTR register is set to "1" (Reset mode). 2. Change this bit only in the CAN reset/initialization mode. 3. When using CAN0/1 wake-up interrupt, set these bits to "1". (b15 (b8) b5 b3 b2 h1 . b0 h6 b4 Symbol After Reset Address COCTLR 0211h XX0X0000b C1CTLR 0231h XX0X0000b Bit Name RW Bit Symbol Function b1 b0 0 0: Period of 1 bit time Time Stamp 0 1: Period of 1/2 bit time RW TSPreScale Prescaler (3) 1 0: Period of 1/4 bit time 1 1: Period of 1/8 bit time Time Stamp Counter 0: Nothing is occurred. TSReset RW Reset Bit (1) 1: Force reset of the time stamp counter Return From Bus Off 0: Nothing is occurred. RW RetBusOff Command Bit (2) 1: Force return from bus off Nothing is assigned. When write, set to "0". When read, its content is indeterminate. (b4) Listen-Only Mode 0: Listen-only mode disabled RXOnly RW Select Bit (3) 1: Listen-only mode enabled (4) Nothing is assigned. When write, set to "0". (b7-b6) When read, their contents are indeterminate. NOTES:

1. When the TSReset bit = 1, the CiTSR register is set to "0000h". After this, the bit is automatically set to "0".

2. When the RetBusOff bit = 1, the CiRECR and CiTECR registers are set to "00h". After this, this bit is automatically set to "0".

3. Change this bit only in the CAN reset/initialization mode.

4. When the listen-only mode is selected, do not request the transmission.








Figure 19.8 COSTR and C1STR Registers







Figure 19.9 C0SSTR, C1SSTR Registers, C0ICR, C1ICR Registers, and C0IDR, C1IDR Registers










Figure 19.11 CORECR, C1RECR Registers, C0TECR, C1TECR Registers, C0TSR, C1TSR Registers, and C0AFS, C1AFS Registers

19.5 Operational Modes

The CAN module has the following four operational modes.

- CAN Reset/Initialization Mode
- CAN Operation Mode
- CAN Sleep Mode
- CAN Interface Sleep Mode

Figure 19.12 shows transition between operational modes.




Figure 19.12 Transition Between Operational Modes

19.5.1 CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit in the CiCTLR register (i = 0, 1) to "1". If the Reset bit is set to "1", check that the State_Reset bit in the CiSTR register is set to "1".

Entering the CAN reset/initialization mode initiates the following functions by the module:

- CAN communication is impossible.
- When the CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection). Then, the State_Reset bit is set to "1", and the CAN reset/initialization mode is activated.
- The CiMCTLj (j = 0 to 15), CiSTR, CiICR, CiIDR, CiRECR, CiTECR and CiTSR registers are initialized. All these registers are locked to prevent CPU modification.
- The CiCTLR, CiCONR, CiGMR, CiLMAR and CiLMBR registers and the CANi message box retain their contents and are available for CPU access.



19.5.2 CAN Operation Mode

The CAN operation mode is activated by setting the Reset bit in the CiCTLR register (i = 0, 1) to "0". If the Reset bit is set to "0", check that the State_Reset bit in the CiSTR register is set to "0".

If 11 consecutive recessive bits are detected after entering the CAN operation mode, the module initiates the following functions:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operation mode depending on the error counts.

Within the CAN operation mode, the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle : The modules receive and transmit sections are inactive.
- Module receives : The module receives a CAN message sent by another node.
- Module transmits : The module transmits a CAN message. The module may receive its own message simultaneously when the LoopBack bit in the CiCTLR register = 1 (Loop back mode enabled).

Figure 19.13 shows sub modes of the CAN operation mode.




Figure 19.13 Sub Modes of CAN Operation Mode

19.5.3 CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit to "1" and the Reset bit to "0" in the CiCTLR register. It should never be activated from the CAN operation mode but only via the CAN reset/initialization mode.

Entering the CAN sleep mode instantly stops the clock supply to the module and thereby reduces power dissipation.

19.5.4 CAN Interface Sleep Mode

The CAN interface sleep mode is activated by setting the CCLK3 or CCLK7 bit in the CCLKR register to "1". It should never be activated but only via the CAN sleep mode.

Entering the CAN interface sleep mode instantly stops the clock supply to the CPU Interface in the module and thereby reduces power dissipation.

19.5.5 Bus Off State

The bus off state is entered according to the fault confinement rules of the CAN specification. When returning to the CAN operation mode from the bus off state, the module has the following two cases. In this time, the value of any CAN registers, except CiSTR, CiRECR and CiTECR registers, does not change.

(1) When 11 consecutive recessive bits are detected 128 times

The module enters instantly into error active state and the CAN communication becomes possible immediately.

(2) When the RetBusOff bit in the CiCTLR register = 1 (Force return from buss off)

The module enters instantly into error active state, and the CAN communication becomes possible again after 11 consecutive recessive bits are detected.



19.6 Configuration CAN Module System Clock

The M16C/6N Group (M16C/6NK, M16C/6NM) has a CAN module system clock select circuit.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bit in the CiCONR register (i = 0, 1).

For the CCLKR register, refer to 8. Clock Generating Circuit.

Figure 19.14 shows a block diagram of the clock generating circuit of the CAN module system.




Figure 19.14 Block Diagram of CAN Module System Clock Generating Circuit

19.7 Bit Timing Configuration

The bit time consists of the following four segments:


• Synchronization segment (SS)


This serves for monitoring a falling edge for synchronization.

- Propagation time segment (PTS)
 This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)
 This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.
- Phase buffer segment 2 (PBS2)

This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 19.15 shows the bit timing.







19.8 Bit-rate

Bit-rate depends on f1, the division value of the CAN module system clock, the division value of the baud rate prescaler, and the number of Tq of one bit.

Table 19.2 shows the examples of bit-rate.

Bit-rate	24MHz (2)	20MHz	16MHz	10MHz	8MHz
1Mbps	12Tq (1)	10Tq (1)	8Tq (1)		
· · ·				_	
500kbps	12Tq (2)	10Tq (2)	8Tq (2)	10Tq (1)	8Tq (1)
	24Tq (1)	20Tq (1)	16Tq (1)	_	-
125kbps	12Tq (8)	10Tq (8)	8Tq (8)	10Tq (4)	8Tq (4)
	16Tq (6)	20Tq (4)	16Tq (4)	20Tq (2)	16Tq (2)
	24Tq (4)	_	_	_	-
83.3kbps	12Tq (12)	10Tq (12)	8Tq (12)	10Tq (6)	8Tq (6)
	16Tq (9)	20Tq (6)	16Tq (6)	20Tq (3)	16Tq (3)
	24Tq (6)	_	_	_	-
33.3kbps	12Tq (30)	10Tq (30)	8Tq (30)	10Tq (15)	8Tq (15)
	24Tq (15)	20Tq (15)	16Tq (15)	_	_

Table 19.2 Examples of Bit-rate

NOTES:

1. The number in () indicates a value of "fCAN division value" multiplied by "baud rate prescaler division value".

2. 24 MHz is available Normal-ver. only.

19.8.1 Calculation of Bit-rate

f1

 $2 \times$ "fCAN division value ⁽¹⁾" \times "baud rate prescaler division value ⁽²⁾" \times "number of Tq of one bit"

NOTES:

1. fCAN division value = 1, 2, 4, 8, 16

fCAN division value: a value selected in the CCLKR register

- 2. Baud rate prescaler division value = P + 1 (P: 0 to 15)
 - P: a value selected in the BRP bit in the CiCONR register (i = 0, 1)



19.9 Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. The CiGMR register (i = 0, 1), the CiLMAR register, and the CiLMBR register can perform masking to the standard ID and the extended ID of 29 bits. The CiGMR register corresponds to slots 0 to 13, the CiLMAR register corresponds to slot 14, and the CiLMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the CiIDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs. Figure 19.16 shows correspondence of the mask registers and slots, Figure 19.17 shows the acceptance function.




Figure 19.16 Correspondence of Mask Registers to Slots




Figure 19.17 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.

19.10 Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the CiAFS register (i = 0, 1), and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: 078h, 087h, 111h
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 19.18 shows the write and read of the CiAFS register in word access.




Figure 19.18 Write/read of CiAFS Register in Word Access



19.11 Basic CAN Mode

When the BasicCAN bit in the CiCTLR register (i = 0, 1) is set to "1" (Basic CAN mode enabled), slots 14 and 15 correspond to Basic CAN mode. In normal operation mode, each slot can handle only one type message at a time, either a data frame or a remote frame by setting CiMCTLj register (j = 0 to 15). However, in Basic CAN mode, slots 14 and 15 can receive both types of message at the same time. When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Which type of message has been received can be checked by the RemActive bit in the CiMCTLj register. Figure 19.19 shows the operation of slots 14 and 15 in Basic CAN mode.




Figure 19.19 Operation of Slots 14 and 15 in Basic CAN Mode

When using Basic CAN mode, note the following points.

- (1) Setting of Basic CAN mode has to be done in CAN reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, setting of the CiLMAR and CiLMBR register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.



19.12 Return from Bus Off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by setting the RetBusOff bit in the CiCTLR register (i = 0, 1) to "1" (Force return from bus off). At this time, the error state changes from bus off state to error active state. If the RetBusOff bit is set to "1", the CiRECR and CiTECR registers are initialized and the State_BusOff bit in the CiSTR register is set to "0" (CAN module is not in error bus off state). However, registers of the CAN module such as CiCONR register and the content of each slot are not initialized.

19.13 Time Stamp Counter and Time Stamp Function

When the CiTSR register (i = 0, 1) is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the CiCONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale bit in the CiCTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

19.14 Listen-Only Mode

When the RXOnly bit in the CiCTLR register (i = 0, 1) is set to "1", the module enters listen-only mode. In listen-only mode, no transmission, such as data frames, error frames, and ACK response, is performed to bus.

When listen-only mode is selected, do not request the transmission.



19.15 Reception and Transmission

Table 19.3 shows configuration of CAN reception and transmission mode.

TrmReq	RecReq	Remote	RspLock	Communication Mode of Slot	
0	0	-	-	Communication environment configuration mode:	
				configure the communication mode of the slot.	
0	1	0	0	Configured as a reception slot for a data frame.	
1	0	1	0	Configured as a transmission slot for a remote frame.	
				(At this time the RemActive = 1.)	
				After completion of transmission, this functions as a reception	
				slot for a data frame. (At this time the RemActive = 0.)	
				However, when an ID that matches on the CAN bus is detected	
				before remote frame transmission, this immediately functions	
				as a reception slot for a data frame.	
1	0	0	0	Configured as a transmission slot for a data frame.	
0	1	1	1/0	Configured as a reception slot for a remote frame.	
				(At this time the RemActive = 1.)	
				After completion of reception, this functions as a transmission	
				slot for a data frame. (At this time the RemActive = 0.)	
				However, transmission does not start as long as RspLock bit	
				remains "1"; thus no automatic response.	
				Response (transmission) starts when the RspLock bit is set to "0".	

TrmReq, RecReq, Remote, RspLock, RemActive, RspLock: Bits in CiMCTLj register (i = 0, 1, j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the CiMCTLj register to "00h".
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the CiMCTLj registers to "00h".
- (2) Set the TrmReq bit in the CiMCTLj register to "0" (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the CiMCTLj register is "1" (transmitting).

If it is rewritten, an indeterminate data will be transmitted.



19.15.1 Reception

Figure 19.20 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown CiMCTLj register (i = 0, 1, j = 0 to 15) and leads to losing/overwriting of the first message.




Figure 19.20 Timing of Receive Data Frame Sequence

- (1) On monitoring a SOF on the CAN bus the RecState bit in the CiSTR register becomes "1" (CAN module is receiver) immediately, given the module has no transmission pending.
- (2) After successful reception of the message, the NewData bit in the CiMCTLj register of the receiving slot becomes "1" (stored new data in slot). The InvalData bit in the CiMCTLj register becomes "1" (message is being updated) at the same time and the InvalData bit becomes "0" (message is valid) again after the complete message was transferred to the slot.
- (3) When the interrupt enable bit in the CiICR register of the receiving slot = 1 (interrupt enabled), the CANi successful reception interrupt request is generated and the MBOX bit in the CiSTR register is changed. It shows the slot number where the message was stored and the RecSucc bit in the CiSTR register is active.
- (4) Read the message out of the slot after setting the New Data bit to "0" (the content of the slot is read or still under processing by the CPU) by a program.
- (5) When next CAN message is received before the NewData bit is set to "0" by a program or a receive request to a slot is canceled, the MsgLost bit in the CiMCTLj register is set to "1" (message has been overwritten). The new received message is transferred to the slot. Generating of an interrupt request and change of the CiSTR register are same as in 3).

19.15.2 Transmission

Figure 19.21 shows the timing of the transmit sequence.




Figure 19.21 Timing of Transmit Sequence

- (1) If the TrmReq bit in the CiMCTLj register (i = 0, 1, j = 0 to 15) is set to "1" (Transmission slot) in the bus idle state, the TrmActive bit in the CiMCTLj register and the TrmState bit in the CiSTR register are set to "1" (Transmitting/Transmitter), and CAN module starts the transmission.
- (2) If the arbitration is lost after the CAN module starts the transmission, the TrmActive and TrmState bits are set to "0".
- (3) If the transmission has been successful without lost in arbitration, the SentData bit in the CiMCTLj register is set to "1" (Transmission is successfully completed) and TrmActive bit is set to "0" (Waiting for bus idle or completion of arbitration). And when the interrupt enable bits in the CiICR register = 1 (Interrupt enabled), CANi successful transmission interrupt request is generated and the MBOX (the slot number which transmitted the message) and TrmSucc bit in the CiSTR register are changed.
- (4) When starting the next transmission, set the SentData and TrmReq bits to "0". And set the TrmReq bit to "1" after checking that the SentData and TrmReq bits are set to "0".

19.16 CAN Interrupt

The CAN module provides the following CAN interrupts.

- CANi Successful Reception Interrupt (i = 0, 1)
- CANi Successful Transmission Interrupt
- CAN0/1 Error Interrupt: Error Passive State

Error BusOff State

Bus Error (this feature can be disabled separately)

• CAN0/1 Wake-up Interrupt

When the CPU detects the CANi successful reception/transmission interrupt request, the MBOX bit in the CiSTR register must be read to determine which slot has generated the interrupt request.



20. Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as I/O ports) consist of 87 lines P0 to P10 in the 100-pin version and consist of 113 lines P0 to P14 in the 128-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P8_5 is an input-only port and does not have a pull-up resistor. Port P8_5 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8_5 bit in the P8 register.

Table 20.1 lists the number of pins of the I/O ports of each package. Figures 20.1 to 20.5 show the I/O ports. Figure20.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output pin or a bus control pin ⁽¹⁾.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, SI/O4 output or D/A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the SI/O4 and D/A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin ⁽¹⁾, refer to **7.2 Bus Control**.

NOTE:

1. Not available the bus control pins in T/V-ver..

	128-pin Version	100-pin Version
I/O Ports	P0_0 to P0_7	P0_0 to P0_7
	P1_0 to P1_7	P1_0 to P1_7
	P2_0 to P2_7	P2_0 to P2_7
	P3_0 to P3_7	P3_0 to P3_7
	P4_0 to P4_7	P4_0 to P4_7
	P5_0 to P5_7	P5_0 to P5_7
	P6_0 to P6_7	P6_0 to P6_7
	P7_0 to P7_7	P7_0 to P7_7
	P8_0 to P8_4, P8_6, P8_7	P8_0 to P8_4, P8_6, P8_7
	(P8_5 is an input port)	(P8_5 is an input port)
	P9_0 to P9_7	P9_0 to P9_7
	P10_0 to P10_7	P10_0 to P10_7
	P11_0 to P11_7	
	P12_0 to P12_7	
	P13_0 to P13_7	
	P14_0, P14_1	
Total	113 pins	87 pins

Table 20.1 Number of Pins of I/O Ports of Each Package



20.1 PDi Register (100-pin Version: i = 0 to 10, 128-pin Version: i = 0 to 13)

Figure20.7 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory expansion and microprocessor modes ⁽¹⁾, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P8_5 is available.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

20.2 Pi Register (100-pin Version: i = 0 to 10, 128-pin Version: i = 0 to 13), PC14 Register

Figure 20.8 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory expansion and microprocessor modes ⁽¹⁾, the Pi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

About the port P14 (128-pin version), Figure20.8 shows the PC14 register.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

20.3 PURj Register (100-pin Version: j = 0 to 2, 128-pin Version: j = 0 to 3)

Figures 20.9 and 20.10 show the PURj register.

The PURj register bits can be used to select whether or not to pull the corresponding port high in 4-bit unit. The port selected to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P4_0 to P4_3, and P5 during memory expansion and microprocessor modes ⁽¹⁾. Although the register contents can be modified, no pull-up resistors are connected.

When using the ports P11 to P14, set the PUR37 bit in the PUR3 register to "1" (P11 to P14 are usable).

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

20.4 PCR Register

Figure 20.11 shows the PCR register.

When the P1 register is read after setting the PCR0 bit in the PCR register to "1", the corresponding port latch can be read no matter how the PD1 register is set.

Tables 20.2 and 20.3 list an example connection of unused pins. Figure 20.12 shows an example connection of unused pins.






Figure20.1 I/O Ports (1)




Figure20.2 I/O Ports (2)




Figure20.3 I/O Ports (3)







Figure20.4 I/O Ports (4)









Port Pi Direction Reg	Symb PD0 to P PD4 to P PD9 to P PD13 ⁽⁴⁾	2D3 03E2h, 03 2D7 03EAh, 03 2D12 ⁽⁴⁾ 03F3h, 03	Address 3E3h, 03E6h, 03E7h 3EBh, 03EEh, 03EFh 3F6h, 03F7h, 03FAh	After Reset 00h 00h 00h 00h	
	Bit Symbol	Bit Name	Fur	nction	RV
	PDi_0	Port Pi_0 Direction Bit	0 : Input mode	0 : Input mode	
	PDi_1	Port Pi_1 Direction Bit	(Functions as a	an input port)	RV
	PDi_2	Port Pi_2 Direction Bit	1 : Output mode (Functions as a	an output port)	RV
	PDi_3	Port Pi_3 Direction Bit		an output port)	RV
	PDi_4	Port Pi_4 Direction Bit			RV
	PDi_5	Port Pi_5 Direction Bit			RV
	PDi_6	Port Pi_6 Direction Bit			RV
	PDi_7	Port Pi_7 Direction Bit	1		RV
pins (A0 to A19, D0 to cannot be modified.	D15, CS0 to C y expansion an P11 to P13, set	CS3, RD, WRL/WR, WF Id microprocessor mode t the PU37 bit in the PUF	s in T/V-ver	HOLD, HLDA and	
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version.	RH/BHE, ALE, RDY, s in T/V-ver	HOLD, HLDA and	
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D D15, CS0 to C y expansion an P11 to P13, set gisters are only gister	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. pol	शम/ष्ठॅमE, ALE, RDY, s in T/V-ver २३ register to "1" (usa	HOLD, HLDA and	
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only gister Symb	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. pol	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h	HOLD, HLDA and able). After Reset	3 BCL
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only gister] Symb	CS3, RD, WRL/WR, WF Id microprocessor mode t the PU37 bit in the PUF in the 128-pin version. pol	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h E 0 : Input mode	HOLD, HLDA and able). After Reset 00X00000b	BCLI
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	o D15, CS0 to C y expansion an P11 to P13, set gisters are only gister J Symb PD8 Bit Symbol	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version.	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h E 0 : Input mode (Functions as a	HOLD, HLDA and able). After Reset 00X00000b	BCLF
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	o D15, CS0 to C y expansion an P11 to P13, set gisters are only gister] Symb PD8 Bit Symbol PD8_0	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. pol Bit Name Port P8_0 Direction Bi	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h E 0 : Input mode t 1 : Output mode 1 : Output mode	HOLD, HLDA and able). After Reset 00X00000b action	
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D D 15, CS0 to C y expansion an P11 to P13, set gisters are only gister Bit Symbol PD8_0 PD8_1	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. Dol Bit Name Port P8_0 Direction Bi Port P8_1 Direction Bi	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h E 0 : Input mode (Functions as a 1 : Output mode (Functions as a (Functions as a	HOLD, HLDA and able). After Reset 00X00000b action	BCLF
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only gister Bit Symbol PD8_0 PD8_1 PD8_2	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. Bit Name Port P8_0 Direction Bit Port P8_1 Direction Bit Port P8_2 Direction Bit	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h E 0 : Input mode (Functions as a 1 : Output mode (Functions as a t 0 (Functions as a	HOLD, HLDA and able). After Reset 00X00000b action	BCLF
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only Dister Bit Symbol PD8_0 PD8_1 PD8_2 PD8_3	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. Dol Bit Name Port P8_0 Direction Bit Port P8_1 Direction Bit Port P8_2 Direction Bit Port P8_3 Direction Bit	RH/BHE, ALE, RDY, s in T/V-ver R3 register to "1" (usa Address 03F2h t 0 : Input mode (Functions as a 1 : Output mode t t t t t t t t t t t t t t t t t th	HOLD, HLDA and able). After Reset 00X00000b Inction an input port) an output port)	BCLF RV RV RV RV RV
pins (A0 to A19, D0 to cannot be modified. * Not available memor 3. When using the ports 4. The PD11 to PD13 reg	D15, CS0 to C y expansion an P11 to P13, set gisters are only gister Bit Symbol PD8_0 PD8_1 PD8_2 PD8_3 PD8_4 -	CS3, RD, WRL/WR, WF ad microprocessor mode t the PU37 bit in the PUF in the 128-pin version. Dol Bit Name Port P8_0 Direction Bi Port P8_1 Direction Bi Port P8_2 Direction Bi Port P8_3 Direction Bi Port P8_4 Direction Bi Nothing is assigned. W	Address 03F2h 0 : Input mode (Functions as a 1 : Output mode (Functions as a 1 : Output mode (Functions as a 1 : Output mode (Functions as a	HOLD, HLDA and able). After Reset 00X00000b anction an input port) an output port)	BCLF RV RV RV RV RV RV RV

Figure20.7 PD0 to PD13 Registers

RENESAS


b7 b6 b5 b4 b3 b2 b1 b0	Symb P0 to P3 P4 to P7 P9 to P1 P13 ⁽⁴⁾	3 03E0h, 03E 7 03E8h, 03E	Address E1h, 03E4h, 03E5h E9h, 03ECh, 03EDh ^E 4h, 03F5h, 03F8h	After Reset Indeterminate Indeterminate Indeterminate Indeterminate	
	Bit Symbol	Bit Name	Funct	tion	RV
	Pi_0	Port Pi_0 Bit	The pin level on any I/		RV
	Pi_1	Port Pi_1 Bit	for input mode can b the corresponding bi		RV
	Pi_2	Port Pi_2 Bit	The pin level on any		RV
	Pi_3	Port Pi_3 Bit	set for output mode	can be controlled	RV
	Pi_4	Port Pi_4 Bit	 by writing to the corresponding bit i this register. 		RV
	Pi_5	Port Pi_5 Bit	0 : "L" level		RV
	Pi_6	Port Pi_6 Bit	1 : "H" level		RV
	Pi_7	Port Pi_7 Bit	1		RV
cannot be modified.	ion and microp D15, CS0 to C		register for the pins fu H/BHE, ALE, RDY, HO		

If this bit is set to "0" (unusable), the P11 to P13 registers are set to "00h". 4. The P11 to P13 registers are only in the 128-pin version.

Port P8 Register

b7	b6	b5	b4	b3	b2	b1	b0	Symb P8	ol	Address 03F0h	After Reset Indeterminate	
								Bit symbol	Bit name		Function	RW
							÷	P8_0	Port P8 _0 Bit		any I/O port which is set	RW
			Ì					P8_1	Port P8 _1 Bit		can be read by reading ling bit in this register.	RW
					1			Pi8_2	Port P8 _2 Bit		n any I/O port which is	RW
				1.				P8_3	Port P8 _3 Bit		node can be controlled	RW
			L.					P8_4	Port P8 _4 Bit		e corresponding bit in Except for P8 5.)	RW
		1-			P8_5	Port P8 _5 Bit	0 : "L" level	/	RO			
					P8_6	Port P8 _6 Bit	1 : "H" level		RW			
:-								P8_7	Port P8 _7 Bit			RW

Port P14 Control Regisrer (128-pin version)⁽¹⁾



1. When using the port P14, set the PU37 bit in the PUR3 register to "1" (usable).

Figure20.8 P0 to P13 Registers and PC14 Register






Figure20.9 PUR0, PUR1 and PUR2 Registers

Pull-up Control Register 3 (128-pin version) b1 b0 b6 b5 b4 b3 b2 b7 Symbol Address After Reset 03DFh PUR3 00h Bit Symbol Bit Name Function RW **PU30** P11_0 to P11_3 Pull-Up 0 : Not pulled high RW PU31 1 : Pulled high (1) P11_4 to P11_7 Pull-Up RW **PU32** P12_0 to P12_3 Pull-Up RW RW **PU33** P12_4 to P12_7 Pull-Up **PU34** P13_0 to P13_3 Pull-Up RW PU35 P13_4 to P13_7 Pull-Up RW PU36 P14_0, P14_1 Pull-Up RW 0 : Unusable (2) PU37 RW P11 to P14 Enabling Bit 1: Usable

NOTES:

1. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

2. If the PU37 bit is set to "0" (unusable), the P11 to P14 registers are set to "00h".

Figure20.10 PUR3 Register




Figure20.11 PCR Register



Table 20.2 Unassigned Pin Handling in Single-chip Mode

Pin Name	Connection
Ports P0 to P7, P8_0 to P8_4,	After setting for input mode, connect every pin to VSS via a resistor (pull-down);
P8_6, P8_7, P9 to P14 ⁽⁵⁾	or after setting for output mode, leave these pins open. (1) (2) (3)
XOUT ⁽⁴⁾	Open
NMI(P8_5)	Connect via resistor to VCC (pull-up)
AVCC	Connect to VCC
AVSS, VREF, BYTE	Connect to VSS

NOTES:

1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.

Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

- 2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 3. When the ports P7_1 and P9_1 are set for output mode, make sure a low-level signal is output from the pins. The ports P7_1 and P9_1 are N-channel open-drain outputs.
- 4. With external clock input to XIN pin.
- 5. The ports P11 to P14 are only in the 128-pin version. When not using all of the P11 to p14 pins may be left open by setting the PU37 bit in the PUR3 register to "0" (P11 to P14 unusable), without causing any problem.

Pin Name	Connection
Ports P0 to P7, P8_0 to P8_4,	After setting for input mode, connect every pin to VSS via a resistor (pull-down);
P8_6, P8_7, P9 to P14 ⁽⁷⁾	or after setting for output mode, leave these pins open. (1) (2) (3) (4)
P4_5/CS1 to P4_7/CS3	Connect to VCC via a resistor (pulled high) by setting the PD4 register's
	corresponding direction bit for $\overline{CS}i$ (i = 1 to 3) to "0" (input mode) and
	the $\overline{\text{CS}}$ i bit in the CSR register to "0" (chip select disabled).
\overline{BHE} , ALE, \overline{HLDA} , XOUT ⁽⁵⁾ ,	Open
BCLK (6)	
HOLD, RDY, NMI(P8_5)	Connect via resistor to VCC (pull-up)
AVCC	Connect to VCC
AVSS, VREF	Connect to VSS

NOTES:

- 1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- 2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 3. If the CNVSS pin has the VSS level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- 4. When the ports P7_1 and P9_1 are set for output mode, make sure a low-level signal is output from the pins. The ports P7_1 and P9_1 are N-channel open-drain outputs.
- 5. With external clock input to XIN pin.
- 6. If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to VCC via a resistor (pulled high).
- 7. The ports P11 to P14 are only in the 128-pin version. When not using all of the P11 to p14 pins may be left open by setting the PU37 bit in the PUR3 register to "0" (P11 to P14 unusable), without causing any problem.




Figure 20.12 Unassigned Pins Handling



21. Flash Memory Version

Aside from the built-in flash memory, the flash memory version microcomputer has the same functions as the masked ROM version.

In the flash memory version, the flash memory can perform in four rewrite mode: CPU rewrite mode, standard serial I/O mode, parallel I/O mode and CAN I/O mode.

Table 21.1 lists the specifications of the flash memory version. See **Tables 1.1 and 1.2 Performance outline**, for the items not listed in Table 21.1). Table 21.2 shows the outline of flash memory rewrite mode.

Table 21.1 Flash Memory	Version S	pecifications
-------------------------	-----------	---------------

Ite	m	Specifications		
Flash Memory Operating Mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O)		
Erase Block	User ROM Area	See Figure 21.1 Flash Memory Block Diagram		
	Boot ROM Area	1 block (4 Kbytes) ⁽¹⁾		
Program Method		In units of word, in units of byte (2)		
Erase Method		Collective erase, block erase		
Program and Erase	e Control Method	Program and erase controlled by software command		
Protect Method		Lock bit protects each block		
Number of Commands		8 commands		
Program and Erase	e Endurance ⁽³⁾	100 times		
ROM Code Protect	tion	Parallel I/O, standard serial I/O and CAN I/O modes are supported.		

NOTES:

1. The boot ROM area contains a standard serial I/O mode and CAN I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel I/O mode.

2. Can be programmed in byte units in only parallel I/O mode.

3. Definition of program and erase endurance

The programming and erasure times are defined to be per-block erasure times. For example, assume a case where a 4K-byte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter. In this case, the block is reckoned as having been programmed and erased once.

If a product is 100 times of programming and erasure, each block in it can be erased up to 100 times.

Table 21.2 Flash Memory Rewrite Modes Overview

Flash Memory Rewrite Mode	CPU Rewrite Mode ⁽¹⁾	Standard Serial I/O Mode	Parallel I/O Mode	CAN I/O Mode
Function	rewritten when the CPU executes software commands. EW0 mode:	dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2:	ROM areas are rewritten using a dedicated parallel programmer.	The user ROM area is rewritten busing a dedicated CAN programmer.
Areas which can be Rewritten	User ROM area	User ROM area	User ROM area Boot ROM area	User ROM area
Operation Mode	Single-chip mode Memory expansion mode (EW0 mode) ⁽⁴⁾ Boot mode (EW0 mode)	Boot mode	Parallel I/O mode	Boot mode
ROM Programmer	None	Serial programmer	Parallel programmer	CAN programmer

NOTES:

1. The PM13 bit remains set to "1" while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by setting the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is set to "0".

2. When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.

3. When using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz.

4. Not available in T/V-ver..



21.1 Memory Map

The flash memory contains the user ROM area and a boot ROM area. The user ROM area has space to store the microcomputer operating program in single-chip mode or memory expansion mode and a separate 4-Kbyte space as the block A. (Not available memory expansion mode in T/V-ver..)

Figure 21.1 shows the block diagram of flash memory.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial I/O mode, parallel I/O mode and CAN I/O mode. Block A is enabled for use by setting the PM10 bit in the PM1 register to "1" (block A enabled. CS2 area at addresses 10000h to 26FFFh).

The boot ROM area is located at the same addresses as the user ROM area. It can only be rewritten in parallel I/O mode (refer to **21.1.1 Boot Mode**). A program in the boot ROM area is executed after a hardware reset occurs while an "H" signal is applied to the CNVSS and P5_0 pins and an "L" signal is applied to the P5_5 pin (refer to **21.1.1 Boot Mode**). A program in the user ROM area is executed after a hardware reset occurs while an "L" signal is applied to the CNVSS pin. However, the boot ROM area cannot be read.




Figure 21.1 Flash Memory Block Diagram



21.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset occurs while an "H " signal is applied to the CNVSS and P5_0 pins and an "L " signal is applied to the P5_5 pin. A program in the boot ROM area is executed.

In boot mode, the FMR05 bit in the FMR0 register selects access to the boot ROM area or the user ROM area.

The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area can be rewritten in parallel I/O mode only. If any rewrite control program using erase-write mode (EW0 mode) is written in the boot ROM area, the flash memory can be rewritten according to the system implemented.

21.2 Functions to Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard serial I/O mode and CAN I/O mode to prevent the flash memory from reading or rewriting.

21.2.1 ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel I/O mode. Figure 21.2 shows the ROMCP register. The ROMCP register is located in the user ROM area. The ROM code protect function is enabled when the ROMCR bits are set to other than "11b". In this case, set the bit 5 to bit 0 to "111111b".

When exiting ROM code protect, erase the block including the ROMCP register by the CPU rewrite mode or the standard serial I/O mode or CAN I/O mode.

21.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode and CAN I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are "FFFFFFFh", ID codes are not compared, allowing all commands to be accepted. The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF7h, and 0FFFFBh. The flash memory must have a program with the ID codes set in these addresses.

Figure 21.3 shows the ID code store addresses.



b7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1 1 1 1 1	Symbo ROMC		lue when Shipped FFh ⁽¹⁾	
	Bit Symbol	Bit Name	Function	RW
	(b5-b0)	Reserved Bit	Set to "1"	RW
	DOMODI	ROM Code Protect Level 1	b7 b6 0 0 : 0 1 : ≻Protect enabled	RW
	ROMCP1 Set Bit (1) (2) (3) (4)		1 0 : J 1 1 : Protect disabled	RW

- 1. The ROMCP address is set to "FFh" when a block, including the ROMCP address, is erased.
- 2. When the ROM code protection is active by the ROMCP1 bit setting, the flash memory is protected against reading or rewriting in parallel I/O mode.
- 3. Set the bit 5 to bit 0 to "111111b" when the ROMCP1 bit is set to a value other than "11b". If the bit 5 to bit 0 are set to values other than "111111b", the ROM code protection may not become active by setting the ROMCP1 bit to a value other than "11b".
- 4. To make the ROM code protection inactive, erase a block including the ROMCP address in CPU rewrite mode, standard serial I/O mode or CAN I/O mode.
- 5. When a value of the ROMCPaddress is "00h" or "FFh", the ROM code protect function is disabled.

Figure 21.2 ROMCP Register




Figure 21.3 Address for ID Code Stored



21.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with the microcomputer is mounted on a board without using a parallel, serial or CAN programmer.

In CPU rewrite mode, only the user ROM area shown in Figure 21.1 can be rewritten. The boot ROM area cannot be rewritten. Program and the block erase command are executed only in the user ROM area. Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode. Table 21.3 lists the differences between EW0 and EW1 modes.

Item	EW0 Mode	EW1 Mode
Operation Mode	Single-chip mode	Single-chip mode
	• Memory expansion mode ⁽³⁾	
	Boot mode	
Space where Rewrite	User ROM area	User ROM area
Control Program can be	Boot ROM area	
Placed		
Space where Rewrite	The rewrite control program must be	The rewrite control program can be
Control Program can be	transferred to any space other than the	executed in the user ROM area
Executed	flash memory (e.g., RAM) before being executed ⁽²⁾	
Space which can be	User ROM area	User ROM area
Rewritten		However, this excludes blocks with the rewrite control program
Software Command	None	Program and block erase commands
Restriction		cannot be executed in a block having
		the rewrite control program.
		• Erase all unlocked block command
		cannot be executed when the lock bit in
		a block having the rewrite control program
		is set to "1" (unlocked) or when the
		FMR02 bit in the FMR0 register is set
		to "1" (lock bit disabled).
		• Read status register command cannot
		be used
Modes after Program or	Read status register mode	Read array mode
Erasing		
CPU Status during Auto	Operating	Maintains hold state (I/O ports maintains
Write and Auto Erase		the state before the command was
		executed) ⁽¹⁾
Flash Memory Status	•Read the FMR00, FMR06 and FMR07	Read the FMR00, FMR06 and FMR07
Detection		bits in the FMR0 register by program
	•Execute the read status register	
	command to read the SR7, SR5, and	
	SR4 bits in the status register	

Table 21.3 EW0 Mode and EW1 Mode

NOTES:

- 1. Do not generate an interrupts (except $\overline{\text{NMI}}$ interrupt) and DMA transfer.
- 2. When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.
- 3. Not available in T/V-ver..

21.3.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR11 bit in the FMR1 register to "0". To set the FMR01 bit to "1", set to "1" after first writing "0".

The software commands control programming and erasing. The FMR0 register or the status register indicates whether a program or erase operation is completed as expected or not.

21.3.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession). (Both bits must be set to "0" first before setting to "1".)

The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The status register cannot be read in EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed or erase-suspend is requested.



21.3.3 FMR0, FMR1 Registers

Figure 21.4 shows FMR0 and FMR1 registers.

7 b6 b5	0	3 b2 b1 b0	Symbol FMR0	Address 01B7h	After Reset 00000001b	
			Bit Symbol	Bit Name	Function	RW
		-	- FMR00	RY/BY Status Flag	0 : Busy (being written or erased) ⁽¹⁾ 1 : Ready	RO
			FMR01	CPU Rewrite Mode Select Bit ⁽²⁾	0 : Disables CPU rewrite mode 1 : Enables CPU rewrite mode	RW
			FMR02	Lock Bit Disable Select Bit ⁽³⁾	0: Enables lock bit 1: Disables lock bit	RW
			FMSTP	Flash Memory Stop Bit ^{(4) (5)}	0 Enables flash memory operation 1: Stops flash memory operation (placed in low power dissipation mode, flash memory initialized)	RW
	l		(b4)	Reserved Bit	Set to "0"	RW
			FMR05	User ROM Area Select Bit ⁽⁴⁾ (Effective in only boot mode)	0 : Boot ROM area is accessed 1 : User ROM area is accessed	RW
			FMR06	Program Status Flag (6)	0 : Terminated normally 1 : Terminated in error	RO
			FMR07	Erase Status Flag (6)	0 : Terminated normally 1 : Terminated in error	RO

NOTES:

1. This status includes writing or reading with the lock bit program or read lock bit status command.

2. To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

Write to this bit when the $\overline{\text{NMI}}$ pin is in the high state. Also, while in EW0 mode, write to this bit from a program in other than the flash memory.

To set this bit to "0", in a read array mode.

3. To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

4. Write to this bit from a program in other than the flash memory.

5. Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1" in a program, the flash memory is neither placed in low power dissipation state nor initialized.

6. This bit is set to "0" by executing the clear status command.

Flash Memory Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0	Symbol FMR1	Address 01B5h	After Reset 0X00XX0Xb	
	Bit Symbol	Bit Name	Function	RW
	(b0)	Reserved Bit	The value in this bit when read is indeterminate.	RO
	FMR11	EW1 Mode Select Bit (1)	0 : EW0 mode 1 : EW1 mode	RW
	(b3-b2)	Reserved Bit	The value in this bit when read is indeterminate.	RO
	(b5-b4)	Reserved Bit	Set to "0"	RW
	FMR16	Lock Bit Status Flag	0 : Lock 1 : Unlock	RO
·[(b7)	Reserved Bit	Set to "0"	RW

NOTE:

1. To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit in the FMR0 register = 1. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

Write to this bit when the $\overline{\rm NMI}$ pin is in the high state.

The FMR01 and FMR11 bits both are set to "0" by setting the FMR01 bit to "0".

Figure 21.4 FMR0 Register and FMR1 Register

21.3.3.1 FMR00 Bit

This bit indicates the flash memory operating status. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

21.3.3.2 FMR01 Bit

The microcomputer can accept commands when the FMR01 bit is set to "1" (CPU rewrite mode). Set the FMR05 bit to "1" (user ROM area access) as well if in boot mode.

21.3.3.3 FMR02 Bit

The lock bit is disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to **21.3.6 Data Protect Function**.) The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled).

The FMR02 bit does not change the lock bit status but disables the lock bit function. If the block erase or erase all unlocked block command is executed when the FMR02 bit is set to "1", the lock bit status changes "0" (locked) to "1" (unlocked) after command execution is completed.

21.3.3.4 FMSTP Bit

This bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to "1". Set the FMSTP bit by program in a space other than the flash memory.

Set the FMSTP bit to "1" if one of the followings occurs:

- A flash memory access error occurs while erasing or programming in EW0 mode (FMR00 bit does not switch back to "1" (ready))
- Low power dissipation mode or on-chip oscillator low power dissipation mode is entered

Use the following the procedure to change the FMSTP bit setting.

- (1) Set the FMSTP bit to "1"
- (2) Set tps (the wait time to stabilize flash memory circuit)
- (3) Set the FMSTP bit to "0"
- (4) Set tps (the wait time to stabilize flash memory circuit)

Figure 21.7 shows a flow chart illustrating how to start and stop the flash memory processing before and after low power dissipation mode or on-chip oscillator low power dissipation mode. Follow the procedure on this flow chart.

When entering stop or wait mode, the flash memory is automatically turned off. When exiting stop or wait mode, the flash memory is turned back on. The FMR0 register does not need to be set.

21.3.3.5 FMR05 Bit

This bit selects the boot ROM or user ROM area in boot mode. Set to "0" to access (read) the boot ROM area or to "1" (user ROM access) to access (read, write or erase) the user ROM area.

21.3.3.6 FMR06 Bit

This is a read-only bit indicating an auto program operation state. The FMR06 bit is set to "1" when a program error occurs; otherwise, it is set to "0". Refer to **21.3.8 Full Status Check**.

21.3.3.7 FMR07 Bit

This is a read-only bit indicating the auto erase operation status. The FMR07 bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to **21.3.8 Full Status Check**.

21.3.3.8 FMR11 Bit

EW0 mode is entered by setting the FMR11 bit to "0" (EW0 mode). EW1 mode is entered by setting the FMR11 bit to "1" (EW1 mode).

21.3.3.9 FMR16 Bit

This is a read-only bit indicating the execution result of the read lock bit status command. When the block, where the read lock bit status command is executed, is locked, the FMR16 bit is set to "0". When the block, where the read lock bit status command is executed, is unlocked, the FMR16 bit is set to "1".

Figure 21.5 shows setting and resetting of EW0 mode. Figure 21.6 show setting and resetting of EW1 mode.



M16C/6N Group (M16C/6NK, M16C/6NM)




Figure 21.5 Setting and Resetting of EW0 Mode




Figure 21.6 Setting and Resetting of EW1 Mode

M16C/6N Group (M16C/6NK, M16C/6NM)




Figure 21.7 Processing Before and After Low Power Dissipation Mode or On-chip Oscillator Low Power Dissipation Mode



21.3.4 Precautions on CPU Rewrite Mode

21.3.4.1 Operating Speed

Set the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to clock frequency of 10 MHz or less before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to "1" (with wait state).

21.3.4.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

21.3.4.3 Interrupts (EW0 Mode)

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts are available since the FMR0 and FMR1 registers are forcibly reset when either interrupt request is generated. Allocate the jump addresses for each interrupt service routines to the fixed vector table. Flash memory rewrite operation is aborted when the NMI or watchdog timer interrupt request is generated. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

21.3.4.4 Interrupts (EW1 Mode)

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during the auto program or auto erase period.
- Do not use the watchdog timer interrupt.
- The NMI interrupt is available since the FMR0 and FMR1 registers are forcibly reset when the interrupt request is generated. Allocate the jump address for the interrupt service routine to the fixed vector table. Flash memory rewrite operation is aborted when the NMI interrupt request is generated. Execute the rewrite program again after exiting the interrupt service routine.

21.3.4.5 How to Access

To set the FMR01, FMR02 or FMR11 bit to "1", write "1" after first setting the bit to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". Set the bit while an "H" signal is applied to the $\overline{\text{NMI}}$ pin.

21.3.4.6 Rewriting in User ROM Area (EW0 Mode)

The supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode or parallel I/O mode or CAN I/O mode.

21.3.4.7 Rewriting in User ROM Area (EW1 Mode)

Avoid rewriting any block in which the rewrite control program is stored.

21.3.4.8 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0" (auto programming or auto erasing).



21.3.4.9 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

21.3.4.10 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

21.3.4.11 Stop Mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled) and disabling the DMA transfer.

21.3.4.12 Low Power Dissipation Mode and On-chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program
- Read lock bit status



21.3.5 Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit unit, to and from even addresses in the user ROM area. When writing command code, the high-order 8 bits (D15 to D8) are ignored.

Table 21.4 lists the software commands.

Table 21.4 Software Commands

	Fi	rst Bus Cyo	cle	Second Bus Cycle			
Software Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	
Read Array	Write	×	xxFFh	-	-	-	
Read Status Register	Write	×	xx70h	Read	×	SRD	
Clear Status Register	Write	×	xx50h	-	-	-	
Program	Write	WA	xx40h	Write	WA	WD	
Block Erase	Write	×	xx20h	Write	BA	xxD0h	
Erase All Unlocked Block (1)	Write	×	xxA7h	Write	×	xxD0h	
Lock Bit Program	Write	BA	xx77h	Write	BA	xxD0h	
Read Lock Bit Status	Write	×	xx71h	Write	BA	xxD0h	

SRD:data in SRD register (D7 to D0)

WA: Address to be written (The address specified in the first bus cycle is the same even address as the address specified in the second bus cycle.)

WD: 16-bit write data

BA: Highest-order block address (must be an even address)

X: Any even address in the user ROM area

xx: High-order 8 bits of command code (ignored)

NOTE

1. It is only blocks 0 to 12 that can be erased by the erase all unlocked block command. Block A cannot be erased. The block erase command must be used to erase the block A.

21.3.5.1 Read Array Command (FFh)

The read array command reads the flash memory.

By writing command code "xxFFh" in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit unit after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

21.3.5.2 Read Status Register Command (70h)

The read status register command reads the status register (refer to **21.3.7 Status Register (SRD Register)** for detail).

By writing command code "xx70h" in the first bus cycle, the status register can be read in the second bus cycle. Read an even address in the user ROM area.

Do not execute this command in EW1 mode.

21.3.5.3 Clear Status Register Command (50h)

The clear status register command clears the status register.

By writing "xx50h" in the first bus cycle, the FMR07, FMR06 bits in the FMR0 register are set to "00b" and the SR5, SR4 bits in the status register are set to "00b".

21.3.5.4 Program Command (40h)

The program command writes 2-byte data to the flash memory.

By writing "xx40h" in the first bus cycle and data to the write address in the second bus cycle, an auto program operation (data program and verify) will start. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether an auto program operation has been completed. The FMR00 bit is set to "0" (busy) during auto program and to "1" (ready) when an auto program operation is completed.

After the completion of an auto program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto program operation has been completed as expected. (Refer to **21.3.8 Full Status Check.**)

An address that is already written cannot be altered or rewritten.

Figure 21.8 shows a flow chart of the program command programming.

The lock bit protects each block from being programmed inadvertently. (Refer to **21.3.6 Data Protect Function.**)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as an auto program operation starts. The status register can be read. The SR7 bit in the status register is set to "0" at the same time an auto program operation starts. It is set to "1" when auto program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of an auto program operation, the status register indicates whether or not the auto program operation has been completed as expected.




Figure 21.8 Program Command



21.3.5.5 Block Erase Command

The block erase command erases each block.

By writing "xx20h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, an auto erase operation (erase and verify) will start in the specified block.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.

The FMR00 bit is set to "0" (busy) during auto erase and to "1" (ready) when the auto erase operation is completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to 21.3.8 Full Status Check.) Figure 21.9 shows a flow chart of the block erase command programming.

The lock bit protects each block from being programmed inadvertently. (Refer to 21.3.6 Data Protect Function.)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to "0" at the same time an auto erase operation starts. It is set to "1" when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written. Also execute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.




Figure 21.9 Block Erase Command



21.3.5.6 Erase All Unlocked Block

The erase all unlocked block command erases all blocks except the block A.

By writing "xxA7h" in the first bus cycle and "xxD0h" in the second bus cycle, an auto erase (erase and verify) operation will run continuously in all blocks except the block A.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected.

The lock bit can protect each block from being programmed inadvertently. (Refer to **21.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command when the lock bit for any block storing the rewrite control program is set to "1" (unlocked) or when the FMR02 bit in the FMR0 register is set to "1" (lock bit disabled).

In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to "0" (busy) at the same time an auto erase operation starts. It is set to "1" (ready) when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written.

Only blocks 0 to 12 can be erased by the erase all unlocked block command. The block A cannot be erased. Use the block erase command to erase the block A.

21.3.5.7 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to "0" (locked).

By writing "xx77h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to "0". The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

Figure 21.10 shows a flow chart of the lock bit program command programming. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed.

Refer to 21.3.6 Data Protect Function for details on lock bit functions and how to set it to "1" (unlocked).




Figure 21.10 Lock Bit Program Command



21.3.5.8 Read Lock Bit Status Command (71h)

The read lock bit status command reads the lock bit state of a specified block.

By writing "xx71h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on whether or not the lock bit of a specified block is locked. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to "1" (ready).

Figure 21.11 shows a flow chart of the read lock bit status command programming.




Figure 21.11 Read Lock Bit Status Command



21.3.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit in the FMR0 register to "0" (lock bit enabled). The lock bit allows each block to be individually protected (locked) against program and erase. This helps prevent data from being inadvertently written to or erased from the flash memory.

- When the lock bit status is set to "0", the block is locked (block is protected against program and erase).
- When the lock bit status is set to "1", the block is not locked (block can be programmed or erased).

The lock bit status is set to "0" (locked) by executing the lock bit program command and to "1" (unlocked) by erasing the block. The lock bit status cannot be set to "1" by any commands. The lock bit status can be read by the read lock bit status command.

The lock bit function is disabled by setting the FMR02 bit to "1". All blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to "0". Lock bit status is retained.

If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block are set to "1" after an erase operation is completed.

Refer to 21.3.5 Software Commands for details on each command.

21.3.7 Status Register (SRD Register)

The status register indicates the flash memory operation state and whether or not an erase or program operation is completed as expected. The FMR00, FMR06 and FMR07 bits in the FMR0 register indicate status register states.

Table 21.5 shows the status register.

In EW0 mode, the status register can be read when the followings occur.

- Any even address in the user ROM area is read after writing the read status register command
- Any even address in the user ROM area is read from when the program, block erase, erase all unlocked block, or lock bit program command is executed until when the read array command is executed.

21.3.7.1 Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the flash memory operation state. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

21.3.7.2 Erase Status (SR5 and FMR07 Bits)

Refer to 21.3.8 Full Status Check.

21.3.7.3 Program Status (SR4 and FMR06 Bits)

Refer to 21.3.8 Full Status Check.



Table 21.5 Status Register

Bits in Status	Bits in FMR0	Ctatua Nama	Cont	ents	Value after
Register	Register	Status Name	"0"	"1"	Reset
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	-
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR6 (D6)	-	Reserved	-	-	-
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7: These data bus are read when the read status register command is executed. NOTE:

1. The FMR06 bit (SR4) and FMR07 bit (SR5) are set to "0" by executing the clear status register command. When the FMR06 bit (SR4) or FMR07 bit (SR5) is set to "1", the program, block erase, erase all unlocked block, and lock bit program commands are not accepted.



21.3.8 Full Status Check

If an error occurs when a program or erase operation is completed, the FMR06, FMR07 bits in the FMR0 register are set to "1", indicating a specific error. Therefore, execution results can be confirmed by checking these bits (full status check).

Table 21.6 lists errors and FMR0 register state. Figure 21.12 shows a flow chart of the full status check and handling procedure for each error.

	Register Register) tus	Error	Error Occurrence Conditions						
FMR07 bit (SR5)	FMR06 bit (SR4)								
1	1	Command	 Command is written incorrectly 						
	Sequenc		• A value other than "xxD0h" or "xxFFh" is written in the second						
	error		bus cycle of the lock bit program, block erase or erase all unlocked block command ⁽¹⁾						
1	1 0 Erase error		• The block erase command is executed on a locked block ⁽²⁾						
			• The block erase or erase all unlocked block command is						
			executed on an unlock block and auto erase operation is not						
			completed as expected						
0	1	Program error	• The program command is executed on locked blocks (2)						
			• The program command is executed on unlocked blocks but						
			program operation is not completed as expected						
			• The lock bit program command is executed but program						
			operation is not completed as expected						

Table 21.6	Errors and	FMR0	Register	Status
------------	------------	------	----------	--------

NOTES:

1. The flash memory enters read array mode by writing command code "xxFFh" in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.

2. When the FMR02 bit in the FMR0 register is set to "1" (lock bit disabled), no error occurs even under the conditions above.



21. Flash Memory Version




Figure 21.12 Full Status Check and Handling Procedure for Each Error



21.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM) can be used to rewrite the flash memory user ROM area in the microcomputer mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 21.7 lists pin functions for standard serial I/O mode. Figures 21.13 and 21.14 show pin connections for standard serial I/O mode.

21.4.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **21.2 Functions to Prevent Flash Memory from Rewriting**.)



Table 21.7 Pin Functions for Standard Serial I/O Mode

Pin	Name	I/O	Description
VCC1, VCC2, VSS	Power supply		Apply the Flash Program, Erase Voltage to VCC1 pin and VCC2 to
	input		VCC2 pin. The VCC apply condition is that VCC2 = VCC1.
			Apply 0 V to VSS pin.
CNVSS	CNVSS	I	Connect to VCC1 pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or
			longer clock to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and
XOUT	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN
			pin and open XOUT pin.
BYTE	BYTE	I	Connect this pin to VCC1 or VSS.
AVCC, AVSS	Analog power		Connect AVCC to VCC1 and AVSS to VSS, respectively.
	supply input		
VREF	Reference	I	Enter the reference voltage for A/D and D/A converters from this
	voltage input		pin.
P0_0 to P0_7	Input port P0	Ι	Input "H" or "L" level signal or open.
P1_0 to P1_7	Input port P1	I	Input "H" or "L" level signal or open.
P2_0 to P2_7	Input port P2	Ι	Input "H" or "L" level signal or open.
P3_0 to P3_7	Input port P3	I	Input "H" or "L" level signal or open.
P4_0 to P4_7	Input port P4	I	Input "H" or "L" level signal or open.
P5_0	CE input	I	Input "H" level signal.
P5_1 to P5_4,	Input port P5	I	Input "H" or "L" level signal or open.
P5_6, P5_7			
P5_5	EPM input	I	Input "L" level signal.
P6_0 to P6_3	Input port P6	I	Input "H" or "L" level signal or open.
P6_4/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin
			Standard serial I/O mode 2: Monitors the boot program operation
			check signal output pin.
P6_5/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin.
			Standard serial I/O mode 2: Input "L".
P6_6/RXD1	RXD input	I	Serial data input pin
P6_7/TXD1	TXD output	0	Serial data output pin ⁽¹⁾
P7_0 to P7_7	Input port P7	I	Input "H" or "L" level signal or open.
P8_0 to P8_3,	Input port P8	I	Input "H" or "L" level signal or open.
P8_6, P8_7			
P8_4	P8_4 input	I	Input "L" level signal. (2)
P8_5/NMI	NMI input	1	Connect this pin to VCC1.
P9_0 to P9_4, P9_7	Input port P9	1	Input "H" or "L" level signal or open.
P9_5/CRX0	CRX input	1	Input "H" or "L" level signal or connect to a CAN transceiver.
 P9_6/CTX0	CTX output	0	Input "H" level signal, open or connect to a CAN transceiver.
	Input port P10	1	Input "H" or "L" level signal or open.
P10_0 to P10_7			
P10_0 to P10_7 P11_0 to P11_7 ⁽³⁾	Input port P11	I	Input "H" or "L" level signal or open.
P11_0 to P11_7 (3)	Input port P11		
			Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open.

NOTES:

1. When using the standard serial I/O mode, It is necessary to input "H" to the TXD1(P6_7) pin while the RESET pin is "L". Therefore, the internal pull-up is enabled for the TXD1(P6_7) pin while the RESET pin is "L".

2. When using the standard serial I/O mode, the P0_0 to P0_7, P1_0 to P1_7 pins may become indeterminate while the P8_4 pin is "H" and the RESET pin is "L". If this causes a problem, apply "L" to the P8_4 pin.

3. The pins P11 to P14 are only in the 128-pin version.




Figure 21.13 Pin Connections for Standard Serial I/O Mode (1)






Figure 21.14 Pin Connections for Standard Serial I/O Mode (2)



21.4.2 Example of Circuit Application in Standard Serial I/O Mode

Figures 21.15 and 21.16 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual of your serial programmer to handle pins controlled by a serial programmer.

Note that when using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz.




Figure 21.15 Circuit Application in Standard Serial I/O Mode 1




Figure 21.16 Circuit Application in Standard Serial I/O Mode 2

RENESAS

21.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area can be rewritten by a parallel programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM). Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

21.5.1 User ROM and Boot ROM Areas

An erase block operation in the boot ROM area is applied to only one 4-Kbyte block. The rewrite control program in standard serial I/O and CAN I/O modes are written in the boot ROM area before shipment. Do not rewrite the boot ROM area if using the serial programmer.

In parallel I/O mode, the boot ROM area is located in addresses 0FF000h to 0FFFFFh. Rewrite this address range only if rewriting the boot ROM area. (Do not access addresses other than addresses 0FF000h to 0FFFFFh.)

21.5.2 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O mode. (Refer to **21.2 Functions to Prevent Flash Memory from Rewriting**.)



21.6 CAN I/O Mode

In CAN I/O mode, the CAN programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM) can be used to rewrite the flash memory user ROM area in the microcomputer mounted on a board. For more information about the CAN programmer, contact your CAN programmer manufacturer. Refer to the user's manual included with your CAN programmer for instructions.

Table 21.8 lists pin functions for CAN I/O mode. Figures 21.17 and 21.18 show pin connections for CAN I/O mode.

21.6.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the CAN programmer matches those written in the flash memory. (Refer to 21.2 Functions to Prevent Flash Memory from Rewriting.)

Pin	Name	I/O	Description
VCC1, VCC2, VSS	Power supply		Apply the Flash Program, Erase Voltage to VCC1 pin and VCC2 to
	input		VCC2 pin. The VCC apply condition is that VCC2 = VCC1. Apply 0
			V to VSS pin.
CNVSS	CNVSS	I	Connect to VCC1 pin.
RESET	Reset input	1	Reset input pin. While RESET pin is "L" level, input 20 cycles or
			longer clock to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and
XOUT	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN
			pin and open XOUT pin.
BYTE	BYTE	I	Connect this pin to VCC1 or VSS.
AVCC, AVSS	Analog power		Connect AVCC to VCC1 and AVSS to VSS, respectively.
	supply input		
VREF	Reference	I	Enter the reference voltage for A/D and D/A converters from this
	voltage input		pin.
P0_0 to P0_7	Input port P0	I	Input "H" or "L" level signal or open.
P1_0 to P1_7	Input port P1	I	Input "H" or "L" level signal or open.
P2_0 to P2_7	Input port P2	I	Input "H" or "L" level signal or open.
P3_0 to P3_7	Input port P3	I	Input "H" or "L" level signal or open.
P4_0 to P4_7	Input port P4	I	Input "H" or "L" level signal or open.
P5_0	CE input	I	Input "H" level signal.
P5_1 to P5_4,	Input port P5	I	Input "H" or "L" level signal or open.
P5_6, P5_7			
P5_5	EPM input	1	Input "L" level signal.
P6_0 to P6_4, P6_6	Input port P6	1	Input "H" or "L" level signal or open.
P6_5/CLK1	SCLK input	I	Input "L" level signal.
P6_7/TXD1	TXD output	0	Input "H" level signal.
P7_0 to P7_7	Input port P7	I	Input "H" or "L" level signal or open.
P8_0 to P8_3,	Input port P8	1	Input "H" or "L" level signal or open.
P8_6, P8_7			
P8_4	P8_4 Input	1	Input "L" level signal. (1)
P8_5/NMI	NMI input	I	Connect this pin to VCC1.
P9_0 to P9_4, P9_7	Input port P9	I	Input "H" or "L" level signal or open.
P9_5/CRX0	CRX input	1	Connect to a CAN transceiver.
 P9_6/CTX0	CTX output	0	Connect to a CAN transceiver.
P10_0 to P10_7	Input port P10	I	Input "H" or "L" level signal or open.
P11_0 to P11_7 (2)	Input port P11	1	Input "H" or "L" level signal or open.
P12_0 to P12_7 (2)	Input port P12	1	Input "H" or "L" level signal or open.
P13 0 to P13 7 ⁽²⁾	Input port P13	1	Input "H" or "L" level signal or open.
P14_0, P14_1 ⁽²⁾	Input port P14		Input "H" or "L" level signal or open.
NOTES:	<u>1 </u>		

Table 21.8 Pin Functions for CAN I/O Mode

1. When using CAN I/O mode, the P0_0 to P0_7, P1_0 to P1_7 pins may become indeterminate while the P8_4 pin is "H" and the RESET pin is "L". If this causes a problem, apply "L" to the P8_4 pin.

2. The pins P11 to P14 are only in the 128-pin version.






Figure 21.17 Pin Connections for CAN I/O Mode (1)






Figure 21.18 Pin Connections for CAN I/O Mode (2)



21.6.2 Example of Circuit Application in CAN I/O Mode

Figure 21.19 shows example of circuit application in CAN I/O mode. Refer to the user's manual of your CAN programmer to handle pins controlled by a CAN programmer.




Figure 21.19 Circuit Application in CAN I/O Mode



22. Electrical Characteristics

22.1 Electrical Characteristics (Normal-ver.)

Table 22.1 Absolute Maximum Ratings

Symbol			Parameter	Condition	Rated Value	Unit
Vcc	Supply Vo	oltage (VC	CC1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
AVcc	Analog Su	upply Volt	age	VCC = AVCC	-0.3 to 6.5	V
V	Input Voltage	P0_0 to P3_0 to P6_0 to F	CNVSS, BYTE, P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7, 9_2 to P9_7, P10_0 to P10_7,		-0.3 to VCC+0.3	V
		P11_0 to	P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_1, VREF, XIN		-0.3 to 6.5	V
Vo	Output Voltage	P3_0 to P6_0 to P8_0 to I P10_0 to P13_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0, P7_2 to P7_7, P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_7, P11_0 to P11_7, P12_0 to P12_7, p P13_7, P14_0, P14_1, XOUT		-0.3 to VCC+0.3	V
		P7_1, P	9_1			V
Pd	Power Dis	ssipation		Topr = 25°C	700	mW
Topr	Operating	Ambient	When the Microcomputer is Operating		-40 to 85	°C
	Temperat	ure	Flash Program Erase		0 to 60	7
Tstg	Storage T	emperatu	ire	-0.3 to 6.5 -7, -0.3 to 6.5 -7, -0.3 to VCC+0.3 -7, -7, -7, -7, -7, -7, -7, -7, -7, -7,		

NOTE:

1. Ports P11 to P14 are only in the 128-pin version.



Symbol		Deremeter		d	Unit	
Symbol		Parameter	Min.	Тур.	Max. 5.5 Vcc 6.5 Vcc 0.2Vcc 0.16Vcc -10.0 10.0 5.0	Unit
Vcc	Supply Volta	ge (VCC1 = VCC2)	3.0	5.0	5.5	V
AVcc	Analog Supp	bly Voltage		Vcc		V
Vss	Supply Volta	ge		0		V
AVss	Analog Supp	bly Voltage		0		V
Vih	HIGH Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7,	0.8Vcc		Vcc	V
	Voltage	P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
		P7_1, P9_1	0.8Vcc		6.5	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.8Vcc		Vcc	V
		(During single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.5Vcc		Vcc	
		(Data input during memory expansion and microprocessor modes)				
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7,	0		0.2Vcc	V
	Voltage	P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to			0.2 000	V
		P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2Vcc	V
		(During single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16Vcc	V
		(Data input during memory expansion and microprocessor modes)				
OH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to				
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1				
OH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to				
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1				
OL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1				
OL(avg)	LOW Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1				

Table 22.2 Recommended Operating Conditions (1) ⁽¹⁾

NOTES:


- 1. Referenced to VCC = 3.0 to 5.5V at Topr = -40 to 85° C unless otherwise specified.
- 2. The mean output current is the mean value within 100 ms.
- 3. The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max.
- The total IoL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12 and P13 must be 80mA max.
 - The total IOH(peak) for ports P0, P1, and P2 must be -40mA max.
 - The total I_{OH(peak)} for ports P3, P4, P5, P12 and P13 must be –40mA max.
 - The total IOH(peak) for ports P6, P7 and P8_0 to P8_4 must be -40mA max.
 - The total $I_{OH(peak)}$ for ports P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be -40mA max.
- 4. P11 to P14 are only in the 128-pin version.

Table 22.3 Recommended Operating Conditions (2) ⁽¹⁾

0		D			Standard			11
Symbol		Para	ameter		Min.	Тур.	Max.	- Unit
f(XIN)	Main Clock Input Oscillation	No Wait	Mask ROM Version	VCC = 3.0 to 5.5V	0		16	MHz
	Frequency (2) (3) (4)		Flash Memory Version					
f(XCIN)	Sub Clock Oscillation F	Clock Oscillation Frequency				32.768	50	kHz
f(Ring)	On-chip Oscillation Free	Dn-chip Oscillation Frequency				1		MHz
f(PLL)	PLL Clock Oscillation F	PLL Clock Oscillation Frequency					24	MHz
f(BCLK)	CPU Operation Clock			VCC = 3.0 to 5.5V	0		24	MHz
tsu(PLL)	PLL Frequency Synthes	sizer Sta	bilization Wait Tim	e			20	ms
f (ripple)	Power Supply Ripple Al	lowable	Frequency (VCC)				10	kHz
VP-P(ripple)	Power Supply Ripple All	lowable	Amplitude Voltage	VCC = 5V			0.5	V
				VCC = 3V			0.3	
$V_{\text{CC}(\Delta V/\Delta T)}$	Power Supply Ripple Ri	ising/Fal	ling Gradient	VCC = 5V			0.3	V/ms
				VCC = 3V			0.3	

NOTES:

- 1. Referenced to VCC = 3.0 to 5.5V at Topr = -40 to 85° C unless otherwise specified.
- 2. Relationship between main clock oscillation frequency and supply voltage is shown right.
- 3. Execute program/erase of flash memory by VCC = 3.3 \pm 0.3 V or VCC = 5.0 \pm 0.5 V.
- 4. When using 16MHz and over, use PLL clock. PLL clock oscillation frequency which can be used is 16MHz, 20MHz or 24MHz.






Figure 22.1 Timing of Voltage Fluctuation



Table 22.4 Electrical Characteristics (1) ⁽¹⁾

VCC = 5V

Symbol		Parameter	Measuring Condition		tandar		Unit
			-	win.	Тур.	Max.	
Vон	HIGH Output Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	,	Vcc-2.0		Vcc	V
Vон	HIGH Output Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		Vcc-0.3		Vcc	V
Vон	HIGH Output	XOUT HIGHPOWER	Iон = –1mA	3.0		Vcc	V
	Voltage	LOWPOWER	Іон = -0.5mA	3.0		Vcc	
	HIGH Output	XCOUT HIGHPOWER	With no load applied		2.5		V
	Voltage	LOWPOWER	With no load applied		1.6		
Vol	LOW Output Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				2.0	V
Vol	LOW Output Voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				0.45	V
Vol	LOW Output		2.0	V			
	Voltage	LOWPOWER	lo∟ = 0.5mA			2.0	
	LOW Output	XCOUT HIGHPOWER	With no load applied		0		V
VT+-VT-	Voltage Hysteresis	LOWPOWER HOLD, RDY, TAOIN to TA4IN, TBOIN to TB5IN, INTO to INT8, NMI, ADTRG, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, CLK0 to CLK6, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3 to SIN6		0.2	0	1.0	V
	Hysteresis	RESET		0.2		2.5	V
	Hysteresis	XIN		0.2		0.8	V
Ін	HIGH Input Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE				5.0	μΑ
lı∟	LOW Input Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE				-5.0	μA
Rpullup	Pull-up Resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	,	30	50	170	kΩ
Rfxin	Feedback Resi				1.5		MΩ
Rfxcin	Feedback Resi				15		MΩ
VRAM	RAM Retention	Voltage	At stop mode	2.0			V

NOTES:

1. Referenced to VCC = 4.2 to 5.5V, VSS = 0V at Topr = -40 to 85° C, f(BCLK) = 24MHz unless otherwise specified. 2. P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5 and SIN6 are only in the 128-pin version.

Symbol	Pa	rameter	Measuring Condition		Standard			Unit
-					Min.	Тур.	Max.	
lcc	Power Supply	Output pins are open	Mask ROM	f(BCLK) = 24MHz,		21	37	mA
	Current	and other pins are VSS.		PLL operation,				
	(VCC = 3.0 to 5.5V)			No division				
				On-chip oscillation,		1		mΑ
				No division				
			Flash Memory	f(BCLK) = 24MHz,		23	39	mA
				PLL operation,				
				No division				
				On-chip oscillation,		1.8		mA
				No division				
			Flash Memory	f(BCLK) = 10MHz,		15		mΑ
			Program	VCC = 5V				
			Flash Memory	f(BCLK) = 10MHz,		25		mA
			Erase	VCC = 5V				
			Mask ROM	f(BCLK) = 32kHz,		25		μA
				Low power dissipation				
				mode, ROM (2)				
			Flash Memory	f(BCLK) = 32kHz,		25		μA
				Low power dissipation				
				mode, RAM ⁽²⁾				
				f(BCLK) = 32kHz,		420		μA
				Low power dissipation				
				mode,				
				Flash memory (2)				
			Mask ROM	On-chip oscillation,		50		μA
			Flash Memory	Wait mode				
				f(BCLK) = 32kHz,		8.5		μA
				Wait mode (3),				
				Oscillation capacity High				
				f(BCLK) = 32kHz,		3.0		μA
				Wait mode (3),				
				Oscillation capacity Low				
				Stop mode,		0.8	3.0	μA
				Topr = 25°C				

Table 22.5 Electrical Characteristics (2)

NOTES:

1. Referenced to VCC = 3.0 to 5.5V, VSS = 0V at Topr = -40 to 85° C, f(BCLK) = 24MHz unless otherwise specified.

2. This indicates the memory in which the program to be executed exists.

3. With one timer operated using fC32.



Symbol	Parameter		Measuring Condition			Standard		
Symbol	Falan	neter	Measuring Condition			Тур.	Max.	Unit
_	Resolution		VREF :	= VCC			10	Bit
INL	Integral	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	Nonlinearity		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
	Error		= 5V	External operation amp connection mode			±7	LSB
			VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±5	LSB
			= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 3.3V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 3.3V			±2	LSB
_	Absolute	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
A	Accuracy		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 5V	External operation amp connection mode			±7	LSB
			VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±5	LSB
			= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 3.3V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 3.3V			±2	LSB
DNL	Differential Non	linearity Error					±1	LSB
-	Offset Error						±3	LSB
_	Gain Error						±3	LSB
RLADDER	Resistor Ladde	ər	VREF :	= VCC	10		40	kΩ
tconv	10-bit Convers	ion Time,	VREF :	= VCC = 5V, φAD = 10MHz	3.3			μs
	Sample & Hold	d Available						
	8-bit Conversi	on time,	VREF = VCC = 5V,		2.8			μs
	Sample & Hold Available							
t SAMP	Sampling Time	9			0.3			μs
VREF	Reference Vol	tage			2.0		Vcc	V
VIA	Analog Input V	/oltage			0		VREF	V

Table 22.6	A/D Conversion	Characteristics ⁽¹⁾
------------	----------------	--------------------------------

NOTES:

1. Referenced to VCC = AVCC = VREF = 3.3 to 5.5V, VSS = AVSS = 0V, -40 to 85°C unless otherwise specified.

2. ϕ AD frequency must be 10MHz or less.

When sample & hold is disabled, φAD frequency must be 250kHz or more in addition to a limit of NOTE 2.
 When sample & hold is enabled, φAD frequency must be 1MHz or more in addition to a limit of NOTE 2.

Table 22.7 D/A conversion Characteristics (1)

Symbol	Parameter	Measuring Condition	Standard			Unit
Symbol	Symbol Parameter Measuri	Measuring Condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μs
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

NOTES:

1. Referenced to VCC = AVCC = VREF = 3.3 to 5.5V, VSS = AVSS = 0V, -40 to 85° C unless otherwise specified.

2. This applies when using one D/A converter, with the DAi register (i = 0, 1) for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, the current IVREF always flows even though VREF may have been set to be unconnected by the ADCON1 register.

Symbol	Paramete	r		Standard		Unit
Symbol	Falallete	Min. Typ.		Тур.	Max.	
-	Program and Erase Endurance	(2)	100			cycle
-	Word Program Time (VCC = 5.0)V)		25	200	μs
-	Lock Bit Program Time			25	200	μs
-	Block Erase Time	4-Kbyte block		0.3	4	S
	(VCC = 5.0V)	8-Kbyte block		0.3	4	S
		32-Kbyte block		0.5	4	S
		64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time)			4 × n (3)	S
tps	Flash Memory Circuit Stabilizati	on Wait Time			15	μs

NOTES:

1. Referenced to VCC = 4.5 to 5.5V, 3.0 to 3.6V, Topr = 0 to 60° C unless otherwise specified.

2. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is n (n = 100), each block can be erased n times. For example, if a 4-Kbyte block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

3. n denotes the number of blocks to erase.

Table 22.9 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash Program, Erase Voltage	Flash Read Operation Voltage
VCC = 3.3 ± 0.3V or 5.0 ± 0.5V	VCC = 3.0 to 5.5V

Table 22.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	S	standar	d	Unit
Gymbol	T diameter	Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	VCC = 3.0 to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs




Figure 22.2 Power Supply Circuit Timing Diagram

RENESAS

Timing Requirements VCC = 5V(Referenced to VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.11 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Unit	
Symbol	Falalletei	Min.	Max.	Unit
tc	External Clock Input Cycle Time	62.5		ns
t _{w(H)}	External Clock Input HIGH Pulse Width	25		ns
t _{w(L)}	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

Table 22.12 Memory Expansion Mode and Microprocessor Mode

Cumbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 45 [ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45 \text{ [ns]}$ n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45 \text{ [ns]} \qquad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$



Timing Requirements VCC = 5V(Referenced to VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.13 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	100		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

Table 22.14 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falailletei	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	400		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

Table 22.15 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	200		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 22.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Standard	
Symbol	Falameter	Min.	Max.	Unit
t _{w(TAH)}	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 22.17 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
t _{c(UP)}	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAIOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAIOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

Table 22.18 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	Falalleter			
tc(TA)	TAIIN Input Cycle Time	800		ns
$t_{\text{su}(\text{TAIN-TAOUT})}$	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAIIN Input Setup Time	200		ns



Timing Requirements VC (Referenced to VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

VCC = 5V

Table 22.19 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol	Farameter	Min.	Max.	Unit
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	100		ns
t _{w(TBH)}	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns
t _{w(TBH)}	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns

Table 22.20 Timer B Input (Pulse Period Measurement Mode)

Symbol Parameter	Parameter	Standard Min Max	Unit	
	Faldineter	Min.	Max.	Unit
t _{c(TB)}	TBIIN Input Cycle Time	400		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

Table 22.21 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard Min Max	Unit	
Symbol	Symbol Parameter -	Min.	Max.	Unit
t _{c(TB)}	TBiIN Input Cycle Time	400		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns
tw(TBL)	TBIIN Input LOW Pulse Width	200		ns

Table 22.22 A/D Trigger Input

Cumhal	Darameter	Stan	andard Max.	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(AD)	ADTRG Input Cycle Time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG Input LOW Pulse Width	125		ns

Table 22.23 Serial Interface

Symbol	Parameter	Standard		Unit
Symbol	Faldineter	Min.	Max.	
tc(CK)	CLKi Input Cycle Time	200		ns
t _{w(CKH)}	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

Table 22.24 External Interrupt INTi Input

Symbol Parameter	Daramatar	Stan	dard	Unit ns
	Min.	Max.		
t _{w(INH)}	INTi Input HIGH Pulse Width	250		ns
t _{w(INL)}	INTi Input LOW Pulse Width	250		ns

Switching Characteristics

VCC = 5V

(Referenced to VCC = 5V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stand	dard	Unit
Symbol	Parameter	condition	Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
$t_{h(BCLK-AD)}$	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			15	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$\mathbf{t}_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK ext{-}DB)}$	Data output hold time (refers to BCLK) (3)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (refers to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns

Table 22.25 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)}$$
 – 10 [ns]

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \qquad f(BCLK) \text{ is } 12.5 \text{ MHz or less.}$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = - CR \times ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

t = $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}$






Figure 22.3 Port P0 to P14 Measurement Circuit



Switching Characteristics

VCC = 5V

(Referenced to VCC = 5V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Faranieter	condition	Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			15	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (refers to WR) (3)		(NOTE 1)		ns
$t_{d(BCLK-HLDA)}$	HLDA output delay time			40	ns

Table 22.26 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR \times ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

t = $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}.$



Switching Characteristics

VCC = 5V

(Referenced to VCC = 5V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

	(101 2- 10 5-wait setting, external area access	Measuring	Stand	,	
Symbol	Parameter	condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		(NOTE 1)		ns
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(NOTE 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(NOTE 1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK-DB)}$	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time (refers to BCLK)			15	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time (refers to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Address)]	(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address]	0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 22.27 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$






Figure 22.4 Timing Diagram (1)



Memory Expansion Mode and Microprocessor Mode (Effective for setting with wait)	VCC = 5V
BCLK	
RD (Separate bus)	
WR, WRL, WRH(Separate bus)	
RD (Multiplexed bus)	
WR, WRL, WRH	
RDY input	
(Common to setting with wait and setting without wait)	
BCLK	
HOLD input	
HLDA output	
P0, P1, P2, td(BCLK—HLDA) td(BCLK—HLDA) / P3, P4, P5_0 to P5_2 ⁽¹⁾	
NOTE: 1. The above pins are set to high-impedance regardless of the input level of the l the PM06 bit in the PM0 register and the PM11 bit in the PM1 register.	BYTE pin,
Measuring conditions : • VCC = 5 V • Input timing voltage : Determined with VIL = 1.0 V, VIH = 4.0 V • Output timing voltage: Determined with VoL = 2.5 V, VOH = 2.5 V	

Figure 22.5 Timing Diagram (2)




Figure 22.6 Timing Diagram (3)




Figure 22.7 Timing Diagram (4)




Figure 22.8 Timing Diagram (5)




Figure 22.9 Timing Diagram (6)




Figure 22.10 Timing Diagram (7)




Figure 22.11 Timing Diagram (8)

Standard Symbol Measuring Condition Unit Parameter Min. Typ. Max Vон HIGH Output P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, Iон = -1mA V Vcc-0.5 Vcc Voltage P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6 0 to P6 7, P7 0, P7 2 to P7 7, P8 0 to P8 4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 Vон **HIGH Output** XOUT HIGHPOWER Іон = -0.1mA Vcc-0.5 Vcc V Voltage LOWPOWER $I_{OH} = -50 \mu A$ Vcc-0.5 Vcc HIGHPOWER HIGH Output XCOUT With no load applied 2.5 V Voltage LOWPOWER With no load applied 1.6 Vol LOW Output P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, lo∟ = 1mA 0.5 V Voltage P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0to P11_7, P12_0to P12_7, P13_0to P13_7, P14 0, P14 1 XOUT HIGHPOWER Vol 0.5 LOW Output IoL = 0.1mA V Voltage LOWPOWER 0.5 IoL = 50μA XCOUT LOW Output HIGHPOWER With no load applied 0 V Voltage LOWPOWER 0 With no load applied Hysteresis HOLD, RDY, TAOIN to TA4IN, TB0IN to TB5IN, 0.2 0.8 V V⊤+-V⊤-INTO to INT5, NMI, ADTRG, CTSO to CTS2, SCL0 to SCL2, SDA0 to SDA2, CLK0 to CLK3, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3 Hysteresis RESET V V⊤+-V⊤-0.2 1.8 V⊤+-V⊤- Hysteresis XIN V 0.2 0.8 **HIGH** Input P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, $V_1 = 3.3V$ μΑ lн 4.0 Current P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, $V_1 = 0V$ hц LOW Input μΑ -4.0 Current P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, $V_1 = 0V$ RPULLUP Pull-up 50 100 500 kΩ P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, Resistance P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14 0, P14 1 **R**fxin Feedback Resistance XIN 3.0 MΩ **R**fxcin Feedback Resistance **XCIN** 25 MΩ V_{RAM} RAM Retention Voltage V 2.0 At stop mode

Table 22.28 Electrical Characteristics (1)

VCC = 3.3V

NOTES:

Referenced to VCC = 3.0 to 3.6V, VSS = 0V at Topr = -40 to 85°C, f(BCLK) = 24MHz unless otherwise specified.
 P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5 and SIN6 are only in the 128-pin version.

Timing Requirements VCC = 3.3V (Referenced to VCC = 3.3V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.29 External Clock Input (XIN Input)

Symbol	Parameter	Stan	ndard Max.	Unit
	Falailletei	Min.		Unit
tc	External Clock Input Cycle Time	62.5		ns
t _{w(H)}	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

Table 22.30 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data input setup time	50		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	50		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 60 [ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60 \text{ [ns]}$ n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60 \text{ [ns]} \qquad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$



Timing Requirements VCC = 3.3V (Referenced to VCC = 3.3V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.31 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Farameter	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	150		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	60		ns
tw(TAL)	TAIIN Input LOW Pulse Width	60		ns

Table 22.32 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
	Falailletei	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	600		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	300		ns
tw(TAL)	TAilN Input LOW Pulse Width	300		ns

Table 22.33 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
	Falameter	Min.	n. Max.	Unit
tc(TA)	TAIIN Input Cycle Time	300		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns

Table 22.34 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	andard Max.	Unit
Symbol	Farameter	Min.	Max.	Unit
t _{w(TAH)}	TAIIN Input HIGH Pulse Width	150		ns
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns

Table 22.35 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min.	Max.	Unit
t _{c(UP)}	TAiOUT Input Cycle Time	3000		ns
tw(UPH)	TAIOUT Input HIGH Pulse Width	1500		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns

Table 22.36 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Falalleter	Min.	n. Max.	Unit
tc(TA)	TAIIN Input Cycle Time	2		μs
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAIIN Input Setup Time	500		ns



Timing Requirements VCC = 3.3V (Referenced to VCC = 3.3V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.37 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	ndard	Unit
Symbol	Farameter	Min.	Max.	Unit
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	150		ns
t _{w(TBH)}	TBiIN Input HIGH Pulse Width (counted on one edge)	60		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	60		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	300		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	120		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	120		ns

Table 22.38 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	andard Max.	Unit
	Faldineter	Min.		Unit
t _{c(TB)}	TBIIN Input Cycle Time	600		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBiIN Input LOW Pulse Width	300		ns

Table 22.39 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard	Unit	
Symbol	Falallelei	Min.	Max.	Unit
tc(TB)	TBIIN Input Cycle Time	600		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBIIN Input LOW Pulse Width	300		ns

Table 22.40 A/D Trigger Input

Cumbol	Deremeter	Stan	dard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(AD)	ADTRG Input Cycle Time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG Input LOW Pulse Width	200		ns

Table 22.41 Serial Interface

Symbol	/mbol Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLKi Input Cycle Time	300		ns	
t _{w(CKH)}	CLKi Input HIGH Pulse Width 150				
tw(CKL)	CLKi Input LOW Pulse Width	150		ns	
td(C-Q)	TXDi Output Delay Time		160	ns	
th(C-Q)	TXDi Hold Time	0		ns	
tsu(D-C)	RXDi Input Setup Time	100		ns	
th(C-D)	RXDi Input Hold Time 90			ns	

Table 22.42 External Interrupt INTi Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tw(INH)	INTi Input HIGH Pulse Width	380		ns	
t _{w(INL)}	INTi Input LOW Pulse Width	380		ns	

Switching Characteristics

VCC = 3.3V

(Referenced to VCC = 3.3V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	Falameter	condition	Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 22.12		30	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			30	ns
th(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			30	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (refers to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns

Table 22.43 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)}$$
 – 10 [ns]

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \qquad f(BCLK) \text{ is } 12.5 \text{ MHz or less.}$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = - CR \times ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

t = $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}$






Figure 22.12 Port P0 to P14 Measurement Circuit



Switching Characteristics

VCC = 3.3V

(Referenced to VCC = 3.3V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stan	Standard		
Symbol	Falalletei	condition	Min.	Max.	Unit	
td(BCLK-AD)	Address output delay time	Figure 22.12		30	ns	
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns	
th(RD-AD)	Address output hold time (refers to RD)		0		ns	
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns	
td(BCLK-CS)	Chip select output delay time			30	ns	
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns	
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns	
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns	
td(BCLK-RD)	RD signal output delay time			30	ns	
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns	
$t_{d(BCLK-WR)}$	WR signal output delay time			30	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns	
th(BCLK-DB)	Data output hold time (refers to BCLK) (3)		4		ns	
td(DB-WR)	Data output delay time (refers to WR)		(NOTE 2)		ns	
th(WR-DB)	Data output hold time (refers to WR) (3)		(NOTE 1)		ns	
td(BCLK-HLDA)	HLDA output delay time			40	ns	

Table 22.44 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR \times ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

 $t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 \text{ Vcc} / \text{ Vcc}) = 6.7 \text{ ns.}.$



Switching Characteristics

VCC = 3.3V

(Referenced to VCC = 3.3V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Currente e l	Demonstern	Measuring	Stand	Standard	
Symbol	Parameter	condition	Min.	Max.	- Unit
td(BCLK-AD)	Address output delay time	Figure 22.12		50	ns
$\mathbf{t}_{h(BCLK-AD)}$	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		(NOTE 1)		ns
th(WR-AD)	Address output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			50	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(NOTE 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD signal output delay time			40	ns
th(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			40	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			50	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (refers to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)	_		25	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Address)		(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address]	0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time	1		8	ns

Table 22.45 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 50 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 15 [ns]$$

Rev.2.00 Nov 28, 2005 page 319 of 378 REJ09B0124-0200






Figure 22.13 Timing Diagram (1)






Figure 22.14 Timing Diagram (2)




Figure 22.15 Timing Diagram (3)




Figure 22.16 Timing Diagram (4)




Figure 22.17 Timing Diagram (5)




Figure 22.18 Timing Diagram (6)




Figure 22.19 Timing Diagram (7)




Figure 22.20 Timing Diagram (8)

22.2 Electrical Characteristics (T/V-ver.)

Symbol			Parameter	Condition	Rated Value	Unit
Vcc	Supply Vo	ltage (VC	CC1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
AVcc	Analog Su	upply Volt	age	VCC = AVCC	-0.3 to 6.5	V
Vi	Input	RESET,	CNVSS, BYTE,		-0.3 to VCC+0.3	V
	Voltage	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,			
		P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to F	P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7,			
		P9_0, P	9_2 to P9_7, P10_0 to P10_7,			
		P11_0 to	P11_7, P12_0 to P12_7, P13_0 to P13_7,			
		P14_0, I	P14_1, VREF, XIN			
		P7_1, P	9_1		-0.3 to 6.5	V
Vo	Output	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,		-0.3 to VCC+0.3	V
	Voltage	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to	P6_7, P7_0, P7_2 to P7_7,			
		P8_0 to F	P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,			
		P10_0 to	P10_7, P11_0 to P11_7, P12_0 to P12_7,			
		P13_0 to	o P13_7, P14_0, P14_1, XOUT			
		P7_1, P	9_1		-0.3 to 6.5	V
Pd	Power Dis	sipation		Topr = 25°C	700	mW
Topr	Operating	ng Ambient When the Microcomputer is Operating rature			T version: -40 to 85	°C
	Temperat				V version: -40 to 125 (option)	
	Flash Program Erase			0 to 60		
Tstg	Storage Temperature				-65 to 150	°C

Table 22.46 Absolute Maximum Ratings

option: All options are on request basis.

NOTE:

1. Ports P11 to P14 are only in the 128-pin version.



Symbol		Parameter		Standard Typ.	Max.	Unit	
Vcc	Supply Volta	age (VCC1 = VCC2)	4.2	5.0	5.5	V	
AVcc	Analog Sup	bly Voltage		Vcc		V	
Vss	Supply Volta			0		V	
AVss	Analog Sup	-		0		V	
VIH	HIGH Input	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,	0.8Vcc		Vcc	V	
	Voltage	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7,					
		P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,					
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE					
		P7_1, P9_1	0.8Vcc		6.5	V	
VIL	LOW Input	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,	0		0.2Vcc	V	
	Voltage	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,					
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE					
OH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA	
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to					
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,					
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0					
		to P13_7, P14_0, P14_1					
IOH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA	
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to					
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,					
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0					
		to P13_7, P14_0, P14_1					
OL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA	
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,					
		P14_0, P14_1					
IOL(avg)	LOW Average	e P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA	
	Output Curren	t P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,					
		P14_0, P14_1					

Table 22.47 Recommended Operating Conditions (1) (1)

NOTES:

1. Referenced to VCC = 4.2 to 5.5V at Topr = -40 to 85°C unless otherwise specified.

2. The mean output current is the mean value within 100 ms.

3. The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max. The total IoL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12 and P13 must be 80mA max.

The total $I_{OH(peak)}$ for ports P0, P1, and P2 must be -40mA max.

The total IOH(peak) for ports P3, P4, P5, P12 and P13 must be -40mA max.

The total IOH(peak) for ports P6, P7 and P8_0 to P8_4 must be -40mA max.

The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be -40mA max.


4. P11 to P14 are only in the 128-pin version.


Table 22.48 Recommended Operating Conditions (2) (1)

Cumbol		Parameter			Standard			– Unit
Symbol	Falallelei			Min.	Тур.	Max.	Onit	
f(XIN)	Main Clock Input Oscillation	No Wait	Flash Memory	VCC = 4.2 to 5.5V	0		16	MHz
	Frequency (2) (3) (4)		Version					
f(XCIN)	Sub Clock Oscillation F	requenc	У			32.768	50	kHz
f(Ring)	On-chip Oscillation Free			1		MHz		
f(PLL)	PLL Clock Oscillation F	requenc	У		16		20	MHz
f(BCLK)	CPU Operation Clock			VCC = 4.2 to 5.5V	0		20	MHz
t _{su(PLL)}	PLL Frequency Synthes	sizer Sta	bilization Wait Tim	ie			20	ms
f(ripple)	Power Supply Ripple Allowable Frequency (VCC)						10	kHz
VP-P(ripple)	Power Supply Ripple Allowable Amplitude Voltage VCC = 5V						0.5	V
$V_{CC(\Delta V/\Delta T)}$	Power Supply Ripple R	ising/Fa	lling Gradient	VCC = 5V			0.3	V/ms

NOTES:

- 1. Referenced to VCC = 4.2 to 5.5V at Topr = -40 to 85° C unless otherwise specified.
- 2. Relationship between main clock oscillation frequency and supply voltage is shown right.
- 3. Execute program/erase of flash memory by VCC = 5.0 ± 0.5 V.
- 4. When using over 16MHz, use PLL clock. PLL clock oscillation frequency which can be used is 16MHz or 20MHz.









Vorter HIGH Output Voltage PIG to P0, 7, P1, 0 to P1, 7, P2, 0 to P2, 7, P6, 0 to P3, 7, P4, 0 to P4, 7, P5, 0 to P5, 7, P6, 0 to P6, 7, P1, 0, P1, 2 to P7, 7, P3, 0 to P10, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P10, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P10, 7, P10, 0 to P2, 7, P1, 0 to P12, 7, P13, 0 to P10, 7, P10, 0 to P2, 7, P1, 0 to P12, 7, P13, 0 to P13, 7, P10, 0 to P2, 7, P10, 0 to P12, 7, P13, 0 to P13, 7, P10, 0 to P12, 7, P13, 0 to P13, 7, P10, 0 to P12, 7, P13, 0 to P13, 7, P10, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P14, 1 Voc V Vort HIGH Output Voltage Vot P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P14, 1 Iot P12, 7, P13, 0 to P13, 7, P14, 0, P14, 1 Iot P12, 7, P2, 0 to P2, 7, Iot D10, P13, 7, P12, 0 to P2, 7, P10, 0 to P3, 7, P4, 0 to P4, 7, P5, 0 to P5, 7, P6, 0 to P6, 7, P7, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P11, 0 to P11, 7, P12, 0 to P12, 7, P13, 0 to P13, 7, P14, 0, P14, 1 Question P13, P14, 0, P14, 1 Question P13, P14, 0, P14, 1 Voltage XOUT HIGHPOWER Iot P12, 7, P2, 0 to P2, 7, P13, 0 to P3, 7, P4, 0 to P4, 7, P5, 0 to P5, 7, P14, 0, P14, 1, P14, 0, P14, 1 Question P13, P14, 0, P14, 1 QuestioP14, P14, 0, P14, 1 QuestioP14, P14, 0	Symbol		Pa	rameter	Measuring Condition	Min.	tandar Typ.	d Max.	Unit
Vor. HIGH Output Voltage PO.0 to PO.7, P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0, P7.2 to P7.27, P8.0 to P6.4, P8.6, P8.7, P9.0, P9.2 to P9.27, P1.0 to P10.7, P11.0 be P1.7, P12.0 to P12.7, P13.0 to P13.7, P14.0, P14.1 Voc-0.3 Voc V Vor HIGH Output Voltage XOUT HIGHPOWER LOWPOWER Ion = -1mA 3.0 Voc Voc Votage XOUT HIGHPOWER HIGH Output Voc 3.0 2.5 Voc Votage COUPOWER LOWPOWER With no load applied 2.5 Voc Voc Votage P1.0 to P1.7, P1.0 to P1.7, P2.0 to P2.7, In no load applied 2.6 Voc Voc 2.5 Voc Votage P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P3.7, P10.0 to P10.7, P11.0 to P11.7, P12.0 to P12.7, P13.0 to P13.7, P14.0, P14.1 Iou = 1mA 2.0 Voc Votage LOW Output XOUT HIGHPOWER Iou = 1.7, P2.0 to P2.7, P10.0 to P1.7, P12.0 to P1.7, P1.0 to P1.7, P14.0, P14.1 Iou = 1.7, P12.0 to P2.7, P14.0, P14.1 Iou = 1.7, P12.0 to P1.7, P14.0, P14.1 Iou = 1mA 2.0 Vic Votage LOW Output XOUT HIGHPOWER <td>Vон</td> <td>HIGH Output Voltage</td> <td>P3_0 to F P6_0 to P6 P8_6, P8_ P11_0 to P</td> <td>P3_7, P4_0 to P4_7, P5_0 to P5_7 5_7, P7_0, P7_2 to P7_7, P8_0 to P8_4 7, P9_0, P9_2 to P9_7, P10_0 to P10_7 11_7, P12_0 to P12_7, P13_0 to P13_7</td> <td></td> <td></td> <td></td> <td></td> <td>V</td>	Vон	HIGH Output Voltage	P3_0 to F P6_0 to P6 P8_6, P8_ P11_0 to P	P3_7, P4_0 to P4_7, P5_0 to P5_7 5_7, P7_0, P7_2 to P7_7, P8_0 to P8_4 7, P9_0, P9_2 to P9_7, P10_0 to P10_7 11_7, P12_0 to P12_7, P13_0 to P13_7					V
Vort HIGH Output Voltage XOUT LOWPOWER HIGHPOWER LOWPOWER low = -1mA 3.0 Vcc HIGH Output Voltage XCOUT HIGHPOWER With no load applied 2.5 V Vo. LOWPOWER With no load applied 2.5 V V Vo. LOWPOWER With no load applied 1.6 V Vo. LOW Output Voltage P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.0 to P7.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P9.7, P10.0 to P10.7, P11.0 to P1.7, P12.0 to P12.7, P10.0 to P10.7, P14.0, P14.1 0.45 V Vo. LOW Output Voltage VO.0 to QU.7, P12.0 to P1.7, P8.0 to P8.4, P8.6, P8.7, P9.0 to P9.7, P10.0 to P10.7, P14.0, P14.1 0.45 V Vo. LOW Output Voltage XOUT LOW OWOWER Iou = 0.5mA 2.0 V Volutput Voltage XOUT LOW OWOWER HIGHPOWER Iou = 1mA 2.0 V V++-Vr- Hysteresis TAGIN to TAHIN, TBOIN to TSIN, INTO to INT8, NMI, ADTRG, CTS0 to CTS2, SCL0 to SCL2, SDAdotsD2A2, CLK0 to CLK3, TADOUT to TAAUUT, KIO to K18, RXD0 to RXD2, SIN3 to SIN6 0.2 1.0 V V++-Vr- Hysteresis XIN 0.2 </td <td>Vон</td> <td>HIGH Output Voltage</td> <td>P0_0 to F P3_0 to F P6_0 to P6 P8_6, P8_ P11_0 to P</td> <td>20_7, P1_0 to P1_7, P2_0 to P2_7, 23_7, P4_0 to P4_7, P5_0 to P5_7, 5, 7, P7_0, P7_2 to P7_7, P8_0 to P8_4, 7, P9_0, P9_2 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,</td> <td></td> <td>Vcc-0.3</td> <td></td> <td>Vcc</td> <td>V</td>	Vон	HIGH Output Voltage	P0_0 to F P3_0 to F P6_0 to P6 P8_6, P8_ P11_0 to P	20_7, P1_0 to P1_7, P2_0 to P2_7, 23_7, P4_0 to P4_7, P5_0 to P5_7, 5, 7, P7_0, P7_2 to P7_7, P8_0 to P8_4, 7, P9_0, P9_2 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,		Vcc-0.3		Vcc	V
HIGH Output Voltage XCOUT LOWPOWER Mith no load applied 0.0 2.5 100 Vox LOWPOWER With no load applied 1.6 Vitage 1.6 Vitage 1.6 Vox LOWPOWER With no load applied 1.6 1.6 Vitage 1.6 1.6 Vitage 1.6	Vон			HIGHPOWER	Iон = -1mA	3.0			V
Vo. LOW Output Volage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, Io. = 5mA Io. 2.0 N Vo. Volage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, Io. = 5mA Io. Io. Full to P1_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P1_		HIGH Output	XCOUT	HIGHPOWER	With no load applied	3.0		Vcc	V
Voltage P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P4_4, P8_6, P8_7, P9_0 to P9_7, P1_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 Image: Second Se	Vol	LOW Output	P3_0 to F P6_0 to F P8_6, P8_ P11_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,	IoL = 5mA		1.0	2.0	V
Vol. Vol. Notage LOW Output Voltage XOUT Voltage HIGHPOWER LOWPOWER IoL = 1mA 2.0 M VT+-VT- Voltage LOW Output Voltage XCOUT VI HIGHPOWER HIGHPOWER With no load applied 0 N VT+-VT- VT+-VT- Hysteresis TAOIN to TA4IN, TBOIN to TBSIN, INTO to INT8, NMI, ADTR6, CTS0 to CTS2, SCL0 to SCL2, SDA0to SDA2, CLK0 to CLK6, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3 to SIN6 0.2 1.0 N VT+-VT- Hysteresis RESET 0.2 2.5 N VT+-VT- Husteresis NIN 0.2 0.8 N IIH HIGH Input P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P1_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P1_0 to P1_7, P2_0 to P8_7, P9_0 to P9_7, P1_0 to P1_7, P2_0 to P8_7, P9_0 to P9_7, P1_0 to P1_7, P2_0 to P8_7, P1_0 to P1_2, P1_3 0 to P1_3, P1_4,0, P14_1, XIN, RESET, CNVSS, BYTE -5.0 μ IIL LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P1_0 to P1_7, P2_0 to P2_7, P1_2 0 to P1_2, P1_3 0 to P1_3, P1_4,0, P14_1, XIN, RESET, CNVSS, BYTE 30 50 170 k RPULLUP Resistance P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P2_0 to P1_7, P1_0 to P1_7, P1_0 to P1_7, P2_0 to P1_7, P1_0 to P1_7, P1_0 to P1_1, 7, P1_2 0 to P1_7, P1_0 to P1_7, P1_0	Vol	LOW Output Voltage	P3_0 to F P6_0 to F P8_6, P8_ P11_0 to P	P3_7, P4_0 to P4_7, P5_0 to P5_7, '6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,				0.45	V
LOW Output Voltage XCOUT Voltage HIGHPOWER LOWPOWER With no load applied 0 M VT+-VT- VT+-VT- Hysteresis TAOIN to TA4IN, TBOIN to TB5IN, INT0 to INT8, NMI, ADTRG, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, CLK0 to CLK6, TAOUUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3 to SIN6 0.2 1.0 N VT+-VT- Hysteresis RESET 0.2 2.5 N VT+-VT- Hysteresis XIN 0.2 0.8 N Ur+-VT- Hysteresis XIN 0.2 0.8 N VT+-VT- Hysteresis XIN 0.2 0.8 N Ur+-VT- Hysteresis XIN 0.0 0.2 0.8 N Ur+-VT- Hysteresis XIN 0.0 0.7, P1_0 to P1_7, P8_0 to P8_7, P8_0 to P9_7, P10_0 to P1_0, P1_10, P11_17, P12_0 to P1_2, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_2, P1_0 to P1_	Vol		XOUT						V
VT+-VT- Hysteresis TAOIN to TA4IN, TBOIN to TBSIN, INTO to INT8, NMI, ADTRG, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, CLK0 to CLK6, TAOOUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3 to SIN6 0.2 1.0 N VT+-VT- Hysteresis RESET 0.2 2.5 N Vt+-VT- Hysteresis XIN 0.2 0.2 2.5 N IH HIGH Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P9_0 to P9_7, P1_0 to P1_7, P5_0 to P8_7, P9_0 to P9_7, P1_0 to P1_0, P1_1, P1_0 to P1_1, P12_0 to P12_7, P1_0 to P1_0, P1_1, P2_0 to P2_7, P12_0 to P12_7, P1_0 to P1_0, P1_1, P2_0 to P2_7, P12_0 to P12_7, P1_0 to P1_1, P2_0 to P1_7, P12_0 to P12_7, P1_0 to P1_1, P2_0 to P2_7, P12_0 to P12_7, P1_0 to P1_1, P2_0 to P1_1, P12_0 to P1_2, P1_0 to P1_1, P2_0 to P2_7, P12_0 to P12_7, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_2, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_2, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_0 to P1_1, P1_2 0 to P1_2, P1_0 to P1_1, P1_1_0 to P1_1, P1_2 0 to P1_2, P1_0 to P1_1, P1_1_0, P1_1_1 30 50 170 k Rtxin Feedback Resistance XIN 1.5 M Rtxin Feedback Resistance XIN 1.5 M <			XCOUT				-		V
VT+-VT- Hysteresis XIN 0.2 0.8 V Iнн HIGH Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE V1 = 5V 5.0 µ Int_ LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P1_0 to P1_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE V1 = 0V -5.0 µ Int_ LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE V1 = 0V 30 50 170 k RPULLUP Pull-up P0_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 V1 = 0V 30 50 170 k RIXIN Feedback Resistance XIN XIN 1.5 M	VT+-VT-	•	NMI, ADT SDA0 to SE	A4IN, TB0IN to TB5IN, INTO to INT8, RG, CTS0 to CTS2, SCL0 to SCL2, DA2, CLK0 to CLK6, TA0OUT to TA4OUT,		0.2	0	1.0	V
HIGH Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE Vi = 0V 5.0 μ IIL LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE Vi = 0V -5.0 μ RPULLUP Pull-up P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE Vi = 0V 30 50 170 k RPULLUP Pull-up P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P8_4, P3_0 to P8_4, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 Ni K RIXIN Feedback Resistance XIN XIN 1.5 M RIXIN Feedback Resistance XIN 1.5 M			RESET			0.2		2.5	V
Current P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE VI = 0V IIL LOW Input Current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE VI = 0V -5.0 µ RPULLUP Pull-up Resistance P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P6_0 to P6_7, P7_0, 0 to P1_7, P2_0 to P2_7, P14_0, P14_1 VI = 0V 30 50 170 k RIXIN Feedback Resistance XIN XIN N 1.5 M		Hysteresis				0.2		0.8	V
Current P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE Image: Constant of Consta		Current	P3_0 to F P6_0 to F P9_0 to P9 P12_0 to F XIN, RES	P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0 to P7_7, P8_0 to P8_7, 0_7, P10_0 to P10_7, P11_0 to P11_7, P12_7, P13_0 to P13_7, P14_0, P14_1, ET, CNVSS, BYTE					μA
Resistance P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 Image: Comparison of the text of tex of text of text of tex of text of text of	lι∟		P3_0 to F P6_0 to F P9_0 to P9 P12_0 to F XIN, RES	P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0 to P7_7, P8_0 to P8_7, 0_7, P10_0 to P10_7, P11_0 to P11_7, P12_7, P13_0 to P13_7, P14_0, P14_1, ET, CNVSS, BYTE				-5.0	μA
Rfxcin Feedback Resistance XCIN 15 M		Resistance	P3_0 to F P6_0 to P6 P8_6, P8_ P11_0 to P P14_0, P1	23_7, P4_0 to P4_7, P5_0 to P5_7, 5_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, 7, P9_0, P9_2 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,		30	50	170	kΩ
									MΩ
VRAM RAM Retention Voltage At stop mode 2.0				XCIN	At stop mode		15		MΩ V

Table 22.49 Electrical Characteristics (1) (1)

NOTES:

1. Referenced to VCC = 4.2 to 5.5V, VSS = 0V at Topr = -40 to 85°C, f(BCLK) = 20MHz unless otherwise specified. 2. P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5 and SIN6 are only in the 128-pin version.

Symbol	Do	romotor	Measuring Condition		Standard			Unit
-		rameter		-	Min. Typ. Max.			
lcc	Power Supply	Output pins are open	Flash Memory	f(BCLK) = 20MHz,		21	36	mA
	Current	and other pins are VSS.		PLL operation,				
	(VCC = 4.2 to 5.5V)			No division				
				On-chip oscillation,		1.8		mA
				No division				
			Flash Memory	f(BCLK) = 10MHz,		15		mA
			Program	VCC = 5V				
			Flash Memory	f(BCLK) = 10MHz,		25		mA
			Erase	VCC = 5V				
			Flash Memory	f(BCLK) = 32kHz,		25		μA
				Low power dissipation				
				mode, RAM (2)				
				f(BCLK) = 32kHz,		420		μA
				Low power dissipation				
				mode,				
				Flash memory (2)				
			Mask ROM	On-chip oscillation,		50		μA
			Flash Memory	Wait mode				
				f(BCLK) = 32kHz,		8.5		μA
				Wait mode (3),				
				Oscillation capacity High				
				f(BCLK) = 32kHz,		3.0		μA
				Wait mode (3),				
				Oscillation capacity Low				
				Stop mode,		0.8	3.0	μA
				Topr = 25°C				

Table 22.50 Electrical Characteristics (2) (1)

NOTES:

1. Referenced to VCC = 4.2 to 5.5V, VSS = 0V at Topr = -40 to 85° C, f(BCLK) = 20MHz unless otherwise specified.

2. This indicates the memory in which the program to be executed exists.

3. With one timer operated using fC32.



Symbol	Parameter					Standard		Unit
Symbol	Parar	neter		Measuring Condition	Min.	Тур.	Max.	Unit
_	Resolution		VREF :	= VCC			10	Bit
INL	Integral	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	Nonlinearity		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
	Erro		= 5V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 5.0V			±2	LSB
_	Absolute	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	Accuracy		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 5V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 5.0V			±2	LSB
DNL	Differential Non	linearity Error					±1	LSB
_	Offset Error						±3	LSB
_	Gain Error						±3	LSB
RLADDER	Resistor Ladde	ər	VREF :	VREF = VCC			40	kΩ
tconv	10-bit Convers	ion Time,	VREF :	= VCC = 5V, φAD = 10MHz	3.3			μs
	Sample & Hold	d Available						
	8-bit Conversi	on time,	VREF :	= VCC = 5V, φAD = 10MHz	2.8			μs
	Sample & Hold Available							
t samp	Sampling Time	9			0.3			μs
VREF	Reference Voltage				2.0		Vcc	V
VIA	Analog Input Voltage		0		VREF	V		

Table 22.51	A/D Conversion	Characteristics ⁽¹⁾
	A/D CONVENSION	Characteristics

NOTES:

1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5V, VSS = AVSS = 0V, -40 to 85°C unless otherwise specified.

2. ϕAD frequency must be 10MHz or less.

When sample & hold is disabled, φAD frequency must be 250kHz or more in addition to a limit of NOTE 2.
 When sample & hold is enabled, φAD frequency must be 1MHz or more in addition to a limit of NOTE 2.

Table 22.52	D/A conversion	Characteristics	(1)
-------------	----------------	-----------------	-----

Symbol	Parameter	Measuring condition	Standard			Unit
Symbol	Falalletei	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μs
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

NOTES:

1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5V, VSS = AVSS = 0V, -40 to 85°C unless otherwise specified.

2. This applies when using one D/A converter, with the DAi register (i = 0, 1) for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, the current IVREF always flows even though VREF may have been set to be unconnected by the ADCON1 register.



Symbol	Paramete	r		Standard		Unit	
Symbol	i alamete	I	Min.	n. Typ. Max			
-	Program and Erase Endurance	(2)	100			cycle	
-	Word Program Time (VCC = 5.0	VV)		25	200	μs	
-	Lock Bit Program Time			25	200	μs	
-	Block Erase Time	4-Kbyte block		0.3	4	S	
	(VCC = 5.0V)	8-Kbyte block		0.3	4	s	
		32-Kbyte block		0.5	4	s	
		64-Kbyte block		0.8	4	S	
-	Erase All Unlocked Blocks Time)			4 × n ⁽³⁾	s	
tps	Flash Memory Circuit Stabilizati	on Wait Time			15	μs	
	•					·	

NOTES:

1. Referenced to VCC = 4.5 to 5.5V, Topr = 0 to 60° C unless otherwise specified.

2. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is n (n = 100), each block can be erased n times.

For example, if a 4-Kbyte block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

3. n denotes the number of blocks to erase.

Table 22.54 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC = 5.0 \pm 0.5V$	VCC = 4.2 to 5.5V

Table 22.55 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	Standard			Unit
Gymbol		Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	VCC = 4.2 to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs




Figure 22.22 Power Supply Circuit Timing Diagram

Timing Requirements VCC (Referenced to VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

VCC = 5V

Table 22.56 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Unit	
Symbol	Farameter	Min.	Max.	Unit
tc	External Clock Input Cycle Time	62.5		ns
tw(H)	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tr	External Clock Fall Time		15	ns

Table 22.57 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Farameter	Min.	Max.	Onit
tc(TA)	TAIIN Input Cycle Time	100		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

Table 22.58 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Standard	
Symbol	Farameter	Min.	Max.	Unit
tc(TA)	TAIIN Input Cycle Time	400		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

Table 22.59 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
t _{c(TA)}	TAIIN Input Cycle Time	200		ns	
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns	
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns	

Table 22.60 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
t _{w(TAH)}	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 22.61 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Falailletei	Min.	Max.	
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
t h(TIN-UP)	TAiOUT Input Hold Time	400		ns

Table 22.62 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
t _{c(TA)}	TAiIN Input Cycle Time			ns	
t _{su} (tain-taout)	TAiOUT Input Setup Time	200		ns	
tsu(taout-tain)	TAIIN Input Setup Time	200		ns	



Timing Requirements VCC = 5V(Referenced to VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.63 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	100		ns	
t _{w(TBH)}	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns	
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns	
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns	
t _{w(TBH)}	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns	
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns	

Table 22.64 Timer B Input (Pulse Period Measurement Mode)

Symbol	Devemeter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
t _{c(TB)}	TBIIN Input Cycle Time	400		ns	
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns	
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns	

Table 22.65 Timer B Input (Pulse Width Measurement Mode)

Symbol	Devemeter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
t _{c(TB)}	TBiIN Input Cycle Time	400		ns	
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns	
tw(TBL)	TBIIN Input LOW Pulse Width	200		ns	

Table 22.66 A/D Trigger Input

Cumbal	Parameter		Standard		
Symbol			Max.	Unit	
tc(AD)	ADTRG Input Cycle Time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG Input LOW Pulse Width	125		ns	

Table 22.67 Serial Interface

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(CK)	CLKi Input Cycle Time	200		ns	
t _{w(CKH)}	CLKi Input HIGH Pulse Width			ns	
tw(CKL)	CLKi Input LOW Pulse Width			ns	
td(C-Q)	TXDi Output Delay Time		80	ns	
th(C-Q)	TXDi Hold Time			ns	
tsu(D-C)	RXDi Input Setup Time			ns	
th(C-D)	RXDi Input Hold Time	90		ns	

Table 22.68 External Interrupt INTi Input

Symbol	Devemeter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
t _{w(INH)}	INTi Input HIGH Pulse Width	250		ns	
t _{w(INL)}	INTi Input LOW Pulse Width	250		ns	




Figure 22.23 Timing Diagram



23. Usage Precaution

23.1 SFR

There is the SFR which can not be read (containg bits that will result in unknown data when read).

Please set these registers to their previous values with the instructions other than the read modify write instructions.

Table 23.1 lists the registers contain bits that will result in unknown data when read and Table 23.2 lists the instruction table for read modify write.

Register Name	Symbol	Address
Timer A1-1 Register ⁽¹⁾	TA11	01C3h, 01C2h
Timer A2-1 Register ⁽¹⁾	TA21	01C5h, 01C4h
Timer A4-1 Register ⁽¹⁾	TA41	01C7h, 01C6h
Dead Time Timer	DTT	01CCh
Timer B2 Interrupt Occurrences Frequency Set Counter	ICTB2	01CDh
SI/O6 Bit Rate Generator ⁽²⁾	S6BRG	01D9h
SI/O3 Bit Rate Generator	S3BRG	01E3h
SI/O4 Bit Rate Generator	S4BRG	01E7h
SI/O5 Bit Rate Generator ⁽²⁾	S5BRG	01EBh
UART2 Bit Rate Generator	U2BRG	01F9h
UART2 Transmit Buffer Register	U2TB	01FBh, 01FAh
Up-Down Flag	UDF	0384h
Timer A0 Register ⁽³⁾	TA0	0387h, 0386h
Timer A1 Register ^{(1) (3)}	TA1	0389h, 0388h
Timer A2 Register ^{(1) (3)}	TA2	038Bh, 038Ah
Timer A3 Register ⁽³⁾	TA3	038Dh, 038Ch
Timer A4 Register ^{(1) (3)}	TA4	038Fh, 038Eh
UART0 Bit Rate Generator	U0BRG	03A1h
UART0 Transmit Buffer Register	U0TB	03A3h, 03A2h
UART1 Bit Rate Generator	U1BRG	03A9h
UART1 Transmit Buffer Register	U1TB	03ABh, 03AAh

NOTES:

1. It is affected only in three-phase motor control timer function.

- 2. These registers are only in the 128-pin version.
- 3. It is affected only in one-shot timer mode and pulse width modulation mode.

Table 23.2 Instruction Table for Read Modify Write

Function	Mnemonic
Bit Manipulation	BCLR, BNOT, BSET, BTSTC, BTSTS
Shift	RCLC, RORC, ROT, SHA, SHL
Arithmetic	ABS, ADC, ADCF, ADD, DEC, EXTS, INC, MUL, MULU, NEG, SBB, SUB
Logical	AND, NOT, OR, XOR
Jump	ADJNZ, SBJNZ

23.2 External Bus (Normal-ver. only)

When resetting CNVSS pin with "H" input, contents of internal ROM cannot be read out.



23.3 External Clock

Do not stop the external clock when it is connected to the XIN pin and the main clock is selected as the CPU clock.



23.4 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met. (Refer to **22. Electrical characteristics**.)



23.5 Power Control

- When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i = 0 to 4) to "0" (pulse is not output) to use the timer A to exit stop mode.
- In the main clock oscillation or low power dissipation mode, set the CM02 bit in the CM0 register to "0" (do not stop peripheral function clock in wait mode) before shifting to stop mode.
- When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not execute any
 instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the
 DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT
 instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue roadstead
 the instructions following WAIT, and depending on timing, some of these may execute before the
 microcomputer enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1:	:		
	FSET	Ι	•
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

 When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to "1", and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to "1" (all clock stops), and, some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:		FSET	I	
		BSET	CM10	; Enter stop mode
		JMP.B	L2	; Insert JMP.B instruction
	L2:			
		NOP		; More than 4 NOP instructions
		NOP		
		NOP		
		NOP		

• Wait for main clock oscillation stabilization time, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

• Suggestions to reduce power consumption.

Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

A/D converter

When A/D conversion is not performed, set the VCUT bit in the ADCON1 register to "0" (VREF not connection). When A/D conversion is performed, start the A/D conversion at least 1 μ s or longer after setting the VCUT bit to "1" (VREF connection).

D/A converter

When not performing D/A conversion, set the DAiE bit (i = 0, 1) in the DACON register to "0" (input disabled) and DAi register to "00h".

Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.



23.6 Oscillation Stop, Re-oscillation Detection Function


If the following conditions are all met, the following restriction occur in operation of oscillation stop, re-oscillation stop detection interrupt.

Conditions

- CM20 bit in CM2 register =1 (oscillation stop, re-oscillation stop detection function enabled)
- CM27 bit in CM2 register =1 (oscillation stop, re-oscillation stop detection interrupt)
- CM02 bit in CM0 register =0 (do not stop peripheral function clock in wait mode)
- Enter wait mode from high-speed or middle-speed mode

Restriction

If the oscillation of XIN stops during wait mode, the oscillation stop, re-oscillation stop detection interrupt request is generated after the microcomputer is moved out of wait mode, without starting immediately.



Figures 23.1 and 23.2 show the operation timing at oscillation stop, re-oscillation stop detection.

Figure 23.1 Operation Timing at Oscillation Stop, Re-oscillation Stop Detection at Wait Mode (when moving out of wait mode by using INTO interrupt)




Figure 23.2 Operation Timing at Oscillation Stop, Re-oscillation Stop Detection at Normal Processing

RENESAS

23.7 Protection

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or no DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



23.8 Interrupt

23.8.1 Reading Address 00000h

Do not read the address 00000h in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000h during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0".

If the address 00000h is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

23.8.2 Setting SP

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to "0000h" after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

23.8.3 NMI Interrupt

- The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to VCC via a resistor (pull-up).
- The input level of the NMI pin can be read by accessing the P8_5 bit in the P8 register. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- Stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM10 bit in the CM1 register is fixed to "0".
- Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.



23.8.4 Changing Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit of the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to set the IR bit for that interrupt to "0" (interrupt not requested).

Changing the interrupt generate factor referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to set the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 23.3 shows the procedure for changing the interrupt generate factor.




Figure 23.3 Procedure for Changing Interrupt Generate Factor

23.8.5 INT Interrupt

- Either an "L" level of at least tW(INH) or an "H" level of at least tW(INL) width is necessary for the signal input to pins INT0 to INT8 ⁽¹⁾ regardless of the CPU operation clock.
- If the POL bit in the INTOIC to INT8IC registers ⁽²⁾, the IFSR10 to IFSR15 bits in the IFSR1 register or the IFSR23 to IFSR25 bits ⁽³⁾ in the IFSR2 register are changed, the IR bit may inadvertently set to "1" (interrupt requested). Be sure to set the IR bit to "0" (interrupt not requested) after changing any of those register bits.

NOTES:

- 1. The pins $\overline{\text{INT6}}$ to $\overline{\text{INT8}}$ are only in the 128-pin version.
- 2. The INT6IC to INT8IC registers are only in the 128-pin version.
- 3. The IFSR23 to IFSR25 bits are effective only in the128-pin version. In the 100-pin version, these bits are set to "0" (one edge).

23.8.6 Rewrite Interrupt Control Register

- (a) The interrupt control register for any interrupt should be modified in places where no interrupt requests may be generated. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than IR bit

If while executing an instruction, an interrupt request controlled by the register being modified is generated, the IR bit of the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing IR bit

Depending on the instruction used, the IR bit may not always be set to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to set the IR bit to "0".

(c) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (b) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupt enabled) before the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified INT_SWITCH1:

FCLR	I	; Disable interrupt.
AND.B	#00h, 0055h	; Set the TA0IC register to "00h".
NOP		. ,
NOP		
FSET	I	; Enable interrupt.

The number of the NOP instruction is as follows.

- The PM20 bit in the PM2 register = 1 (1 wait) : 2
- The PM20 bit = 0 (2 waits) : 3
- When using HOLD function : 4

Example 2: Using the dummy read to keep the FSET instruction waiting INT_SWITCH2:

FCLR	I	; Disable interrupt.
AND.B	#00h, 0055h	; Set the TA0IC register to "00h".
MOV.W	MEM, R0	; <u>Dummy read.</u>
FSET	I	; Enable interrupt.

Example 3: Using the POPC instruction to changing the I flag INT_SWITCH3[.]

1_00010	110.	
PUSHC	FLG	
FCLR	I	; Disable interrupt.
AND.B	#00h, 0055h	; Set the TA0IC register to "00h".
POPC	FLG	; Enable interrupt.

23.8.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt request is generated.

23.9 DMAC

23.9.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in the DMiCON register simultaneously ⁽¹⁾. Step 2: Make sure that the DMAi is in an initial state ⁽²⁾ in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

NOTES:

1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0, "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



23.10 Timers

23.10.1 Timer A

23.10.1.1 Timer A (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFFh" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.



23.10.1.2 Timer A (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the TAZIE, TAOTGL and TAOTGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register, the UDF register, the TAZIE, TAOTGL and TAOTGH bits in the ONSF register and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFFh" can be read in underflow, while reloading, and "0000h" in overflow. When setting the TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.



23.10.1.3 Timer A (One-shot Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

When setting the TAiS bit to "0" (count stop), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- TAiOUT pin outputs "L".
- After one cycle of the CPU clock, the IR bit in the TAiIC register is set to "1" (interrupt request).

Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAIIN pin and output in one-shot timer mode.

The IR bit is set to "1" when timer operation mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operation mode from timer mode to one-shot timer mode.
- Change an operation mode from event counter mode to one-shot timer mode.

To use the Timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

When the external trigger is selected as count start condition, do not input again the external trigger between 300 ns before the counter reachs "0000h".



23.10.1.4 Timer A (Pulse Width Modulation Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:

- Select the pulse width modulation mode after reset.
- Change an operation mode from timer mode to pulse width modulation mode.
- Change an operation mode from event counter mode to pulse width modulation mode.

To use the Timer Ai interrupt (the IR bit), set the IR bit to "0" by program after the above listed changes have been made.

When setting TAiS bit to "0" (count stop) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAiOUT pin is output "H", output level is set to "L" and the IR bit is set to "1".
- When TAiOUT pin is output "L", both output level and the IR bit remain unchanged.



23.10.2 Timer B

23.10.2.1 Timer B (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit ⁽¹⁾ in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

NOTE:

1. The TB0S to TB2S bits are the bits 5 to 7 in the TABSR register, the TB3S to TB5S bits are the bits 5 to 7 in the TBSR register.

A value of a counter, while counting, can be read in the TBi register at any time. "FFFFh" is read while reloading. Setting value is read between setting values in the TBi register at count stop and starting a counter.

23.10.2.2 Timer B (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFFh." If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.



23.10.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To set the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = 1 (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.

The IR bit in the TBiIC register goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit in the TBiMR register within the interrupt routine.

If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times Timer B has overflowed.

To set the MR3 bit to "0" (no overflow), set the TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).

Use the IR bit in the TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor.

When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, Timer Bi interrupt request is not generated.

A value of the counter is indeterminate at the beginning of a count. The MR3 bit may be set to "1" and Timer Bi interrupt request may be generated between a count start and an effective edge input.

For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.



23.11 Thee-Phase Motor Control Timer Function

If there is a possibility that you may write data to TAi-1 register (i = 1, 2, 4) near Timer B2 overflow, read the value of TB2 register, verify that there is sufficient time until Timer B2 overflows, before doing an immediate write to TAi-1 register.

In order to shorten the period from reading TB2 register to writing data to TAi-1 register, ensure that no interrupt will be processed during this period.

If there is not enough time till Timer B2 overflows, only write to TAi-1 register after Timer B2 overflowed.



23.12 Serial Interface

23.12.1 Clock Synchronous Serial I/O Mode

23.12.1.1 Transmission/reception

With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the $\overline{\text{RTS2}}$ and CLK2 pins go to a high-impedance state.

23.12.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the transfer clock), the external clock is in the falling edge of the transfer clock), the external clock is in the falling edge of the transfer clock), the external clock is in the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin = L

23.12.1.3 Reception

In operating the clock synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TXDi (i = 0 to 2) pin when receiving data.

When an internal clock is selected, set the TE bit in the UiC1 register to "1" (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit to "1" and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.

When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RI bit in the UiC1 register = 1 (data present in the UiRB register), an overrun error occurs and the OER bit in the UiRB register is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit in the SiRIC register does not change state.

To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.

When an external clock is selected, the conditions must be met while if the CKPOL bit = 0, the external clock is in the high state; if the CKPOL bit = 1, the external clock is in the low state.

- The RE bit in the UiC1 register = 1 (reception enabled)
- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)

23.12.2 Special Modes

23.12.2.1 Special Mode 1 (I²C Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the UiSMR4 register to "0" (start and stop conditions not output) and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ bits) from "0" (clear) to "1" (start).

23.12.2.2 Special Mode 2

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the $\overline{\text{RTS2}}$ and CLK2 pins go to a high-impedance state.

23.12.2.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmission complete) and U2ERE bit in the U2C1 register to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to "0" (no interrupt request) after setting these bits.



23.12.3 SI/Oi (i = 3 to 6) (1)

The SOUTi default value which is set to the SOUTi pin by the SMi7 in the SiC register bit approximately 10ns may be output when changing the SMi3 bit in the SiC register from "0" (I/O port) to "1" (SOUTi output and CLKi function) while the SMi2 bit in the SiC register to "0" (SOUTi output) and the SMi6 bit is set to "1" (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from "0" to "1", set the default value of the SOUTi pin by the SMi7 bit.

NOTE:

 $1.\,SI/O5$ and SI/O6 are only in the 128-pin version.



23.13 A/D Converter

Set the ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A/D conversion is stopped (before a trigger occurs).

When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), start A/D conversion after passing 1 μ s or longer.


To prevent noise-induced device malfunction or latch-up, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi (i = 0 to 7), AN0_i, and AN2_i) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 23.4 shows an example connection of each pin.

Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit in the ADCON0 register = 1 (external trigger), make sure the port direction bit for the $\overline{\text{ADTRG}}$ pin is set to "0" (input mode).

When using key input interrupt, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)

The ϕ AD frequency must be 10 MHz or less. Without sample and hold, limit the ϕ AD frequency to 250 kHz or more. With the sample and hold, limit the ϕ AD frequency to 1 MHz or more.

When changing an A/D operation mode, select analog input pin again in the CH2 to CH0 bits in the ADCON0 register and the SCAN1 to SCAN0 bits in the ADCON1 register.





RENESAS

If the CPU reads the ADi register at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a sub clock is selected for CPU clock.

- When operating in one-shot or single-sweep mode Check to see that A/D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)
- When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.

If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents of ADi registers irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is underway the ADST bit is set to "0" in a program, ignore the values of all ADi registers.

When setting the ADST bit to "0" in single sweep mode during A/D conversion and A/D conversion is aborted, disable the interrupt before setting the ADST bit to "0".

The applied intermediate potential may cause more increase in power consumption than other analog input pins (AN0 to AN3, AN0_0 to AN0_7 and AN2_0 to AN2_7), since the AN4 to AN7 are used with the $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$.



23.14 CAN Module

23.14.1 Reading CiSTR Register (i = 0, 1)

The CAN module on the M16C/6N Group (M16C/6NK, M16C/6NM) updates the status of the CiSTR register in a certain period. When the CPU and the CAN module access to the CiSTR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (See **Figure 23.5 When Updating Period of CAN Module Matches Access Period from CPU**.)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (a) There should be a wait time of 3fCAN or longer (see Table 23.3 CAN Module Status Updating Period) before the CPU reads the CiSTR register. (See Figure 23.6 With a Wait Time of 3fCAN Before CPU Read.)
- (b) When the CPU polls the CiSTR register, the polling period must be 3fCAN or longer. (See Figure 23.7 When Polling Period of CPU is 3fCAN or Longer.)

3fCAN Period = 3 × XIN (Original Oscillation Period) >	× Division Value of CAN Clock (CCLK)
(Example 1) Condition XIN 16 MHz CCLK: Divided by 1	$3fCAN period = 3 \times 62.5 ns \times 1 = 187.5 ns$
(Example 2) Condition XIN 16 MHz CCLK: Divided by 2	3 fCAN period = 3×62.5 ns $\times 2 = 375$ ns
(Example 3) Condition XIN 16 MHz CCLK: Divided by 4	3 fCAN period = 3×62.5 ns $\times 4$ = 750 ns
(Example 4) Condition XIN 16 MHz CCLK: Divided by 8	3fCAN period = 3×62.5 ns $\times 8 = 1.5 \ \mu$ s
(Example 5) Condition XIN 16 MHz CCLK: Divided by 16	3 fCAN period = 3×62.5 ns $\times 16 = 3 \mu$ s

Table 23.3 CAN Module Status Updating Period



fCAN						
CPU read signal						
Updating period of CAN module						
CPU reset signal						
CiSTR register b8: State_Reset bit	×	×	×	×	×	
0: CAN operation mode 1: CAN reset/initial- ization mode					natches the CPU's s the higher priori	

Figure 23.5 When Updating Period of CAN Module Matches Access Period from CPU




Figure 23.6 With a Wait Time of 3fCAN Before CPU Read




Figure 23.7 When Polling Period of CPU is 3fCAN or Longer

23.14.2 Performing CAN Configuration

If the Reset bit in the CiCTLR register (i = 0, 1) is changed from "0" (operation mode) to "1" (reset/ initialization mode) in order to place the CAN module from CAN operation mode into CAN reset/initialization mode, always be sure to check that the State_Reset bit in the CiSTR register is set to "1" (reset mode). Similarly, if the Reset bit is changed from "1" to "0" in order to place the CAN module from CAN reset/ initialization mode into CAN operation mode, always be sure to check that the State_Reset bit is set to "0" (operation mode).

The procedure is described below.

To place CAN Module from CAN Operation Mode into CAN Reset/Initialization Mode

- Change the Reset bit from "0" to "1".
- Check that the State_Reset bit is set to "1".

To place CAN Module from CAN Reset/Initialization Mode into CAN Operation Mode

- Change the Reset bit from "1" to "0".
- Check that the State_Reset bit is set to "0".



23.14.3 Suggestions to Reduce Power Consumption

When not performing CAN communication, the operation mode of CAN transceiver should be set to "standby mode" or "sleep mode".

When performing CAN communication, the power consumption in CAN transceiver in not performing CAN communication can be substantially reduced by controlling the operation mode pins of CAN transceiver.

Tables 23.4 and 23.5 show recommended pin connections.

	Standby Mode	High-speed Mode	
Rs Pin ⁽¹⁾	"H"	"L"	
Power Consumption in	less than 170 μA	less than 70 mA	
CAN Transceiver (2)			
CAN Communication	impossible	possible	
Connection	M16C/6NK, M16C/6NM CTXi CRXi Port ⁽³⁾ "H" output	M16C/6NK, M16C/6NM CTXi CRXi Port (3) "L" output	

i = 0, 1

NOTES:

- 1. The pin which controls the operation mode of CAN transceiver.
- 2. In case of Ta = 25 °C
- 3. Connect to enabled port to control CAN transceiver.

Table 23.5 Recommended Pin Connections (In case of PCA82C252: Philips product)

	Sleep Mode	Normal Operation Mode	
STB Pin ⁽¹⁾	"L"	"H"	
EN Pin ⁽¹⁾	"L"	"H"	
Power Consumption in	less than 50 μA	less than 35 mA	
CAN Transceiver (2)			
CAN Communication	impossible	possible	
Connection	M16C/6NK, M16C/6NM PCA82C252 TXD CANH RXD CANL Port (3) Port (3) L" output	M16C/6NK, M16C/6NM CTXi CRXi Port (3) Port (3) Port (3) H" output	

i = 0, 1 NOTES:

1. The pin which controls the operation mode of CAN transceiver.

2. Ta = 25 °C


3. Connect to enabled port to control CAN transceiver.



23.14.4 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the microcomputer, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc. Tables 23.6 and 23.7 show pin connections of CAN transceiver.

Table 23.6 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)



i = 0, 1

NOTES:

1. The pin which controls the operation mode of CAN transceiver.

2. Connect to enabled port to control CAN transceiver.

Table 23.7	Pin Connections of	CAN Transceiver	(In case of PCA82C252:	Philips product)
------------	--------------------	------------------------	------------------------	------------------

	Sleep Mode	Normal Operation Mode	
STB Pin ⁽¹⁾	"L"	"H"	
EN Pin ⁽¹⁾	"L"	"H"	
CAN Communication	impossible	possible	
Connection	M16C/6NK, M16C/6NM CTXi CTXi CRXi Port (2) Port (2) Final State of the state	M16C/6NK, M16C/6NM CTXi CTXi CRXi Port (2) Port (2) Switch ON PCA82C252 TXD CANH RXD CANL STB EN	

i = 0, 1

NOTES:

1. The pin which controls the operation mode of CAN transceiver.

2. Connect to enabled port to control CAN transceiver.

RENESAS

23.15 Programmable I/O Ports

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the P7_2 to P7_5, P8_0 and P8_1 pins go to a high-impedance state.

Setting the SM32 bit in the S3C register to "1" causes the P9_2 pin to go to a high-impedance state. Setting the SM42 bit in the S4C register to "1" causes the P9_6 pin to go to a high-impedance state ⁽¹⁾. Setting the SM52 bit in the S5C register to "1" causes the P11_2 pin to go to a high-impedance state ⁽²⁾. Setting the SM62 bit in the S6C register to "1" causes the P11_6 pin to go to a high-impedance state ⁽²⁾.

NOTES:

- 1. When using SI/O4, set the SM43 bit in the S4C register to "1" (SOUT4 output, CLK4 function) and the port direction bit corresponding for SOUT4 pin to "0" (input mode).
- 2. The S5C and S6C registers are only in the 128-pin version. When using these registers, set these registers after setting the PU37 bit in the PUR3 registger to "1" (Pins P11 to P14 are usable).

The input threshold voltage of pins differs between programmable I/O ports and peripheral functions. Therefore, if any pin is shared by a programmable I/O port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable I/O port or the peripheral function—is currently selected.

When changing the PD14_i bit (i = 0, 1) in the PC14 register from "0" (input port) to "1" (output port), follow the procedures below (128-pin version only).

	Setting Procedure	
(1) Set P14_i bit	:MOV.B #000000 <u>01</u> b, PC14	; P14_i bit setting
(2) Change PD14_i bit to "1" by MOV instruction	:MOV.B #00 <u>11</u> 00 <u>01</u> b, PC14	; Change to output port

Indeterminate values are read from the P3_7 to P3_4, PD3_7 to PD3_4 bits by reading the P3 and PD3 registers when the PM01 to PM00 bits in the PM0 register are set to "01b" (memory expansion mode) or "11b" (microprocessor mode) and setting the PM11 bit to "1".

Use the MOV instruction when rewriting the P3 and PD3 registers (including the case that the size specifier is ".W" and the P2 and PD2 registers are rewritten) (Normal-ver. only).

When the PM01 to PM00 bits are rewritten, "L" is output from the P3_7 to P3_4 pins during 0.5 cycles of the BCLK by setting the PM01 to PM00 bits in the PM0 register to "01b" (memory expansion mode) or "11b" (microprocessor mode) from "00b" (single-chip mode) after setting the PM11 bit to "1" (Normal-ver. only).



23.16 Dedicated Input Pin

When dedicated input pin voltage is larger than VCC pin voltage, latch up occurs.

When different power supplied to the system, and input voltage of unused dedicated input pin is larger than voltage of VCC pin, connect dedicated input pin to VCC via resistor (approximately $1k\Omega$).

Figure 23.8 shows the circuit connection.

This note is also applicable when VINPUT exceeds VCC during power-up.

The resistor is not necessary when VCC pin voltage is same or larger than dedicated input pin voltage.




Figure 23.8 Circuit Connection



23.17 Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



23.18 Mask ROM Version

When using the masked ROM version, write nothing to internal ROM area.



23.19 Flash Memory Version

23.19.1 Functions to Prevent Flash Memory from Rewriting

ID codes are stored in addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode and CAN I/O mode.

The ROMCP register is mapped in address 0FFFFh. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

23.19.2 Stop Mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled) and disabling the DMA transfer.

23.19.3 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program
- Read lock bit status

23.19.5 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

23.19.6 Program Command

By writing "xx40h" in the first bus cycle and data to the write address in the second bus cycle, an auto program operation (data program and verify) will start. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

23.19.7 Lock Bit Program Command

By writing "xx77h" in the first bus cycle and "xxD0h" to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to "0". The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

23.19.8 Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), set the CM11 bit in the CM1 register to "0" (main clock), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

23.19.9 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

23.19.10 Interrupt

EW0 Mode

To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.

- The NMI and watchdog timer interrupts are available since the FMR0 and FMR1 registers are forcibly reset when either interrupt request is generated. Allocate the jump addresses for each interrupt service routines to the fixed vector table. Flash memory rewrite operation is aborted when the NMI or watchdog timer interrupt request is generated. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

EW1 Mode

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during the auto program or auto erase period.
- Do not use the watchdog timer interrupt.
- The NMI interrupt is available since the FMR0 and FMR1 registers are forcibly reset when the interrupt request is generated. Allocate the jump address for the interrupt service routine to the fixed vector table. Flash memory rewrite operation is aborted when the NMI interrupt request is generated. Execute the rewrite program again after exiting the interrupt service routine.

23.19.11 How to Access

To set the FMR01, FMR02 or FMR11 bit to "1", write "1" after first setting the bit to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". Set the bit while an "H" signal is applied to the $\overline{\text{NMI}}$ pin.

23.19.12 Rewriting in User ROM Area

EW0 Mode

The supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode or parallel I/O mode or CAN I/O mode.

EW1 Mode

Avoid rewriting any block in which the rewrite control program is stored.

23.19.13 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0" (auto programming or auto erasing).



23.20 Flash Memory Programming Using Boot Program

When programming the internal flash memory using boot program, be careful about the pins state and connection as follows.

23.20.1 Programming Using Serial I/O Mode

CTX0 pin : This pin automatically outputs "H" level.

CRX0 pin : Connect to CAN transceiver or connect via resister to VCC (pull-up)

Figure 23.9 shows a pin connection example for programming using serial I/O mode.




Figure 23.9 Pin Connection for Programming Using Serial I/O Mode

23.20.2 Programming Using CAN I/O Mode

RTS1 pin : This pin automatically outputs "H" and "L" level.

Figure 23.10 shows a pin connection example for programming using CAN I/O mode.




Figure 23.10 Pin Connection for Programming Using CAN I/O Mode



23.21 Noise

Connect a bypass capacitor (approximately 0.1 μ F) across the VCC1 and VSS pins, and VCC2 and VSS pins using the shortest and thicker possible wiring. Figure 23.11 shows the bypass capacitor connection.






Figure 23.11 Bypass Capacitor Connection



Appendix 1. Package Dimensions





RENESAS

Memo



Register Index

Α

AD0 to AD7 205
ADCON0 204,207,209,211,213,215
ADCON1 204,207,209,211,213,215
ADCON2 205
ADIC 86
AIER 100
AIER2 100

С

C01ERRIC 86
C01WKIC
C0AFS, C1AFS 233
C0CONR, C1CONR 232
COCTLR, C1CTLR 229
C0GMR, C1GMR 227
C0ICR, C1ICR 231
C0IDR, C1IDR 231
COLMAR, C1LMAR 227
COLMBR, C1LMBR 227
COMCTL0 to COMCTL15 228
CORECIC 86
CORECR, C1RECR 233
COSSTR, C1SSTR 231
C0STR, C1STR 230
COTECR, C1TECR 233
C0TRMIC
C0TSR, C1TSR 233
C1MCTL0 to C1MCTL15 228
C1RECIC 87
C1TRMIC 87
CAN0/1 Slot 0 to 15
: Time Stamp 225,226
: Data Field 225,226
: Message Box 225,226
CCLKR 62
CM0
CM1 59
CM2
CPSRF 118,132
CRCD 221
CRCIN 221
CSE 52
CSR
_

D

DA0, DA1	220
DACON	220
DAR0, DAR1	107

DM0CON, DM1CON	106
DM0IC, DM1IC	. 86
DM0SL	105
DM1SL	106
DTT	142

F

FMR0	. 266
FMR1	. 266

I

ICTB2	144
IDB0, IDB1	142
IFSR0	95
IFSR1	96
IFSR2	97
INTOIC to INT8IC	87
INVC0	140
INVC1	141

Κ

KUPIC	86
0	

ONSF	 	 	118

Ρ

P0 to P13 2	255
PC14	255
PCLKR	61
PCR	257
PD0 to PD13 2	254
PLC0	63
PM0	40
PM1	41
PM2	62
PRCR	80
PUR0 to PUR2 2	256
PUR3	257

R

RMAD0 to RMAD3	100
ROMCP	263

S

SORIC to S2RIC	86
S0TIC to S2TIC	86
S3456TRR	198
S3BRG to S6BRG	197
S3C to S6C	197

7
7
6
7

Т

-
TA0 116
TA0IC 86
TA0MR 116,119,121,126,128
TA1 116,143
TA11 143
TA1IC
TA1MR 116,119,121,126,128,146
TA2 116,143
TA21
TA2IC 87
TA2MR 116,119,121,123,126,128,146
TA3 116
TA3IC
TA3MR 116,119,121,123,126,128
TA4 116,143
TA41 143
TA4IC
TA4MR 116,119,121,123,126,128,146
TABSR 117,132,145
ТВ0 131
TB0IC
TB0MR 131,133,134,136
TB1 131
TB1IC 87
TB1MR 131,133,134,136
TB2 131,143
TB2IC
TB2MR 131,133,134,136,146
TB2SC 144
ТВЗ 131
TB3IC
TB3MR 131,133,134,136
TB4 131
TB4IC
TB4MR 131,133,134,136
TB5 131
TB5IC
TB5MR 131,133,134,136
TBSR 132
TCR0, TCR1 107
TRGSR118,145



U

U0BCNIC to U2BCNIC 86	6
U0BRG to U2BRG 153	3
U0C0 to U2C0 154	4
U0C1 to U2C1 155	ō
U0MR to U2MR 154	4
U0RB to U2RB 153	3
U0SMR to U2SMR 156	6
U0SMR2 to U2SMR2 157	7
U0SMR3 to U2SMR3 157	7
U0SMR4 to U2SMR4 158	З
U0TB to U2TB 153	3
UCON 156	6
UDF 117	7

W

WDC	102
WDTS	102



Davi	Data		Description
Rev.	Date -	Page	Summary
1.00	Sep. 30, 2004	_	First edition issued
1.01	Nov. 01, 2004	_	Revised edition issued
			* Revised parts and revised contents are as follows (except for expressional change).
		3	Table 1.2 Performance Outline of M16C/6N Group (128-pin Version: M16C/6NM)
			• Interrupt: Internal interrupt source is revised from "32 sources" to "34 sources".
		270	Table 21.2 Recommended Operating Conditions (1)
			• IoH(peak): Unit is revised from "V" to "mA".
		271	Table 21.3 Recommended Operating Conditions (2)
			• NOTE 3: "VCC = 3.0 ± 0.3 V" is revised to "VCC = 3.3 ± 0.3 V".
		291	22.9.1.2 Timer A (Event Counter Mode) is revised.
1.10	Jul. 01, 2005	-	Revised edition issued
			* The contents of product are revised. (T/V-ver. is added.)
			* Revised parts and revised contents are as follows (except for expressional change).
		2	Table 1.1 Performance outline of M16C/6N Group (100-pin Version: M16C/6NM)
			Performance outline of T/V-ver. is added.
		3	Table 1.2 Performance outline of M16C/6N Group (128-pin Version: M16C/6NN)
			 Performance outline of T/V-ver. is added.
		5	Table 1.3 Product List is revised. (T/V-ver. is added.)
			Figure 1.2 Type No., Memory Size, and Package: "Characteristics" is added.
		13	Figure 4.1 SFR Information (1): The value of After Reset in CM2 Register is revised.
		19	Figure 4.7 SFR Information (7): NOTE 1 is revised.
		39	Figure 7.4 CM2 Register: The value of After Reset is revised.
		55	Figure 7.13 State Transition in Normal Operation Mode: NOTE 7 is revised.
		78	9.10 Address Match Interrupt: After of 13th line
			• "Note that when using the external bus in 8-bit width, no address match interrupts
		470	can be used for external areas." is deleted.
		176	Figure 14.37 (upper) SiC Register: NOTE 4 is revised.
		207	Figure 18.6 C0MCTLj and C1MCTLj Registers RemActive bit: Function is revised.
			 RspLock bit: Bit Name is revised. NOTE 2 is revised.
		208	Figure 18.7 C0CTLR and C1CTLR Registers (upper)
		200	LoopBack bit: The expression of Function is revised.
			BasicCAN bit: The expression of Function is revised.
			Figure 18.7 C0CTLR and C1CTLR Registers (lower)
			•TSPreScale bit: Bit Symbol is revised. ("Bit1, Bit0" is deleted.)
			• TSReset bit: The expression of Function is revised.
			RetBusOff bit: The expression of Function is revised.
			RXOnly bit: The expression of Function is revised.
		209	Figure 18.8 COSTR and C1STR Registers (upper): NOTE 1 is deleted.
		_00	Figure 18.8 COSTR and C1STR Registers (lower)
			 State_LoopBack bit: The expression of Function is revised. State_BasicCAN bit: The expression of Function is revised.

Date		Description
	Page	Summary
Jul. 01, 2005	212	Figure 18.11 CORECR, C1RECR Registers, C0TECR, C1TECR Registers, C0TSR,
		C1TSR Registers, and C0AFS, C1AFS Registers
		 CORECR, C1RECR Registers: NOTE 2 is deleted.
		 C0TECR, C1TECR Registers: NOTE 1 is deleted.
		 C0TSR, C1TSR Registers: NOTE 1 is deleted.
	223	18.15.1 Reception (1): "(refer to 18.15.2 Transmission)" is deleted.
	228	Figure 19.1 I/O Ports (1): "P7_0" in 4th figure is deleted.
	230	Figure 19.3 I/O Ports (3): "P7_0" is added to middle figure.
	232	Figure 19.6 I/O Pins: NOTE 1 is deleted.
	272	Table 21.4 Electrical Characteristics (1)
		• Measuring Condition of VoL is revised from "LoL = -200μ A" to "LoL = 200μ A".
	273	Table 21.5 Electrical Characteristics (2): Mask ROM (5th item)
		 "f(XCIN)" is changed to "(f(BCLK)).
	274	Table 21.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is deleted.
	307	22.14 Programmable I/O Ports: last 1 to 2 lines
		 (1) Setting Procedure is revised from "#0001000b" to "#00000001b".
		• (2) Setting Procedure is revised from "#00010011b" to "#00110001b".
Nov. 28, 2005	-	Revised edition issued
		* Memory expansion and microprocessor modes are added to Normal-ver
		* Electric Characteristics of T/V-ver. is added.
		* Revised parts and revised contents are as follows (except for expressional change).
		1.1 Applications: Comment of T/V-ver. is added.
		Table 1.1 Performance Outline (100-pin version): Operation Mode of Normal-ver. is revised.
		Table 1.2 Performance Outline (128-pin version): Operation Mode of Normal-ver. is revised.
		Table 1.3 Product List: NOTE 1 is added.
		Figure 1.3 Pin Configuration (1): Bus control pins are added and NOTE 2 is added.
		Tables 1.4 and 1.5 Pin Characteristics in 100-pin version (1)(2) are added.
		Figure 1.4 Pin Configuration (2): Bus control pins are added and NOTE 2 is added. Tables 1.6 to 1.8 Pin Characteristics in 128-pin version (1)(2)(3) are added.
		Tables 1.8 to 1.10 Pin Description $(1)(2)(3)$ are revised.
		3. Memory: Last 2 sentences (In memory expansion / Use T-V-ver.) are added.
	10	Figure 3.1 Memory Map: NOTES 1 and 2 are added.
	19	Table 4.1 SFR Information (1)
	10	Value of After Reset in PM0 is revised.
		CSR Register is added to 0008h.
		•CSE Register is added to 001Bh.
		NOTES 1, 3 and 4 are added.
	34	Table 4.16 SFR Information (16)
		Value of After Reset in PUR1 is revised.
		• NOTE 1 is added.
	35 to 37	5. Reset: Layout is changed.
	36	Figure 5.2 Reset Sequence is revised.
		Table 5.1 Pin Status When RESET Pin Level is "L" is revised.
	Jov. 28, 2005	223 228 230 232 272 273 274 307 Nov. 28, 2005 - 1 2 3 5 6 7, 8 9 10 to 12 13 to 15 18 19 34 34 35 to 37

Rev.	Data		Description
nev.	Date	Page	Summary
2.00	Nov. 28, 2005	37	5.2 Software Reset, 5.3 Watchdog Timer Reset, 5.4 Oscillation Stop Detection Reset:
			Last sentence (Processor mode remains) is added to each section.
			5.5 Internal Space is added.
		38	6.1 Types Processor Mode is added.
			Table 6.1 Features of Processor Modes is added.
		39	6.2 Setting Processor Modes is added.
			Table 6.2 Processor Mode After Hardware Reset and Table 6.3 PM01 to PM00 Bits Set
			Values and Processor Modes are added.
		40	Figure 6.1 PM0 Register is revised.
		41	Figure 6.2 PM1 Register is revised.
		43, 44	Figures 6.4 to 6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor
			Mode (1) to (4) are added.
		45 to 55	7. Bus is added.
		56	Table 8.1 Clock Generating Circuit Specifications: NOTE 1 is added.
		63	Figure 8.8 PLC0 Register: NOTE 4 is added.
		64	Figure 8.9 Examples of Main Clock Connection Circuit is revised.
		65	Figure 8.10 Examples of Sub Clock Connection Circuit is revised.
		66	8.1.4 PLL Clock
			9th line: The sentence (When the PLL to) is added.
			• NOTE 1 is added.
		00	Table 8.2 Example for Setting PLL Clock Frequencies: NOTES 2 and 3 are added.
		68	8.2.1 CPU Clock and BCLK
		<u> </u>	10th line: The sentence (During memory expansion) is added.
		69 70	8.4.1.2 PLL Operation Mode: NOTE 1 is added.
		70	8.4.1.6 On-chip Oscillator Mode: Last sentence (When the operation mode is) is added. 8.1.1.7 On-chip Oscillator Low Power Dissipation Mode: Last sentence (When the
			operation mode is) is deleted.
		71	Table 8.4 Pin Status During Wait Mode is revised.
		73	Table 8.6 Interrrupts to Stop Mode and Use Conditions is added.
		76	Table 8.7 Pin Status in Stop Mode is revised.
		76 87	Figure 8.13 State Transition in Normal Operation Mode: NOTE 7 is deleted. Figure 10.4 Interrupt Control Registers (2): NOTE 2 is added.
		92	10.5.8 Returning from an Interrupt Routine: Last sentence (Register bank) is added.
		92	10.5.9 Interrupt Priority: First sentence (If two or more) is revised.
			10.5.10 Interrupt Priority Resolution Circuit: First sentence (The interrupt priority level)
			is revised.
		96	Figure 10.12 IFSR1 Register: NOTES 2 and 4 are revised.
		99	10.10 Address Match Interrupt
			Second line from the bottom: The sentence (Note that when) is added.
		104	Table 12.1 DMAC Specifications: DMA transfer Cycles is added.
		108	12.1 Transfer Cycle: 3rd and 4th sentences (During / Furthermore) are revised
		·	and NOTES 1 and 2 are added.
			12.1.2 Effect of BYTE Pin Level is added.

Rev.	Date	Description	
nev.	Date	Page	Summary
2.00	Nov. 28, 2005	108	12.1.3 Effect of Software Wait: 3rd to 9th lines is moved from next section of 12.1.2.
			12.1.4 Effect of RDY Signal is added.
		110	Table 12.2 DMA Transfer Cycles is revised.
			Table 12.3 Coefficient j, k is revised.
		112	12.5 Channel Priority and DMA Transfer Timing: Last sentence (Refer to) is added.
		128	Figure 13.12 TA0MR to TA4MR Registers in PWM Mode: b2 is revised from "1" to "(blank)".
		139	Figure 14.1 Three-Phase Motor Control Timer Function Block Diagram is revised.
		140	Figure 14.2 INVC0 Register: NOTES 5 and 6 are revised.
		153	Figure 15.5 U0BRG to U2BRG Registers (lower): NOTE 3 is added.
		154	Figure 15.6 U0C0 to U2C0 Registers (lower): NOTE 5 is added.
		171	Table 15.9 Example of Bit Rates and Settings: 20 MHz and NOTE 1 are added.
		197	Figure 15.37 SiC Register (upper): NOTE 7 is added.
			Figure 15.37 SiBRG Register (middle): NOTE 4 is added.
		203	Figure 16.1 A/D Converter Block Diagram
			 ADGSEL1 to ADGSEL0 (righit/lower) is revised from "10b" to "11b".
			NOTE 1 is added.
		217	16.2.6 Output Impedance of Sensor under A/D Conversion
			 10th line: f(XIN) is revised to f(φAD).
		218	Figure 16.10 Analog Input Pin and External Sensor Equivalent Circuit
			 fAD is revised to φAD.
		219	Figure 17.1 D/A Convertoer Block Diagram is revised.
		220	Figure 17.2 DA0 and DA1 Registers: Setting Range is added.
		000	Figure 17.3 D/A Converter Equivalent Circuit: NOTE 2 is added.
		222	Figure 18.3 CRC Calculation is partly revised.
		233	Figure 19.11 COTECR, C1TECR Registers (2nd register): NOTE 1 is added.
		238	Table 19.2 Examples of Bit-rate: NOTE 2 is added.
		244 247	19.15.1 Reception: (5) is partly revised. 20. Programmable I/O Ports
		247	• 8th line (Each pin functions) is partly revised.
			Last sentence (When using) is added.
			• NOTE 1 is added.
		248	20.1 PDi Register
		240	• 4 th line: The sentence (During memory expansion) is added.
			• NOTE 1 is added.
			20.2 Pi Register
			• 9 th line: The sentence (During memory expansion) is added.
			• NOTE 1 is added.
			20.3 PURj Register
			• 5 th line: The sentence (However, the pull-up) is added.
			• NOTE 1 is added.
		254	Figure20.7 PDi Registers (upper): NOTE 2 is added.
		255	Figure20.8 Pi Registers (upper): NOTE 2 is added.
		256	Figure20.9 PUR0 Register (upper): NOTE 1 is added.
			Figure20.9 PUR1 Register (middle): NOTES 1, 2 and 3 are added.

Rev.	Date		Description
110 .	Duio	Page	Summary
2.00	Nov. 28, 2005	258	Table 20.3 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor
			Mode (Normal-ver. only) is added.
		259	Figure 20.12 Unassigned Pins Handling
			• Figure of memory expansion mode or microprocessor mode is added.
			NOTES 1 and 3 are added.
		260	Table 21.2 Flash Memory Rewrite Modes Overview
			Operation Mode of CPU Rewrite Mode is revised.
			 NOTE 2 is revised. NOTE 4 is added.
		261	21.1 Memory Map: 2nd sentence (The user ROM) is revised.
		263	Figure 21.2 ROMCP Register is revised.
		264	Table 21.3 EW0 Mode and EW1 Mode
		201	Flash Memory Status Detection of EW0 Mode is revised.
			NOTES 1and 2 are revised.
			NOTE 3 is added.
		265	21.3.2 EW1 Mode: Last sentence (When an erase/program) is added.
		267	21.3.3.4 FMSTP Bit
			 8th line: Procedure to change the FMSTP bit setting (1) to (4) are added.
		269	Figure 21.5 Setting and Resetting of EW0 Mode
			 First frame: "memory expansion mode" is added.
			NOTE 5 is revised and NOTE6 is added.
			Figure 21.6 Setting and Resetting of EW1 Mode: NOTE 1 is revised.
		270	Figure 21.7 Processing Before and After Low Power Dissipation Mode or On-chipOscillator
			 Low Power Dissipation Mode Title, First and second frames (left) and top of right: "on-chip oscillator low power
			dissipation mode" is addded.
		272	21.3.4.11 Stop Mode is revised.
		,	21.3.4.12 Low Power Dissipation Mode and On-chip Oscillator Low Power Dissipation
			Mode is partly revised.
		275	21.3.5.5 Block Erase Command: Last sentence (Also execute) is added.
			Figure 21.9 Block Erase Command: NOTES 2 and 3 are added.
		281	Figure 21.12 Full Status Check and Handling Procedure for Each Error
			• Erase error: (4) is added.
		283	Table 21.7 Pin Functions for Standard Serial I/O Mode
			Description of VCC1, VCC2, VSS is revised.
			Description of P8_4 is revised.
			NOTE 1 is revised.
		286	NOTE 2 is added. Figures 21 15 and 21 16 Circuit Application in Serial I/O Mode 1/2
		200	Figures 21.15 and 21.16 Circuit Application in Serial I/O Mode 1/2 • "VCC1" and "VCC2" are added.
		288	Table 21.8 Pin Functions for CAN I/O Mode
		200	Description of VCC1, VCC2, VSS is revised.
			Description of P8_4 is revised.
			• NOTE 1 is added.

Rev.	Date		Description
110 V.	Date	Page	Summary
2.00	Nov. 28, 2005	291	Figure 21.19 Circuit Application in CAN I/O Mode: "VCC1" and "VCC2" are added.
		293	Table 22.2 Recommended Operating Conditions (1) is partly revised.
		297	Table 22.4 Electrical Characteristics (1): $\overline{\text{HOLD}}$ and $\overline{\text{RDY}}$ are added to V _T + - V _T
		299	Table 22.12 Memory Expansion Mode and Microprocessor Mode is added.
		302 to 304	Switching Characteristics are added.
		306 to 312	Figures 22.5 to 22.11 Timing Diagram (2) to (8) are added.
		313 to 327	Characteristics of 3.3 V in Normal-ver. are added.
		328 to 337	22.2 Electrical Characteristics (T/V-ver.) is added.
		339	23.2 External Bus (Normal-ver. only) is added.
		342	23.5 Power Control: 4th and 5th items (When entering wait mode / When entering
			stop mode) are revised.
		360	Figure 23.4 Use of Capacitors to Reduce Noise is partly revised.
		361	23.13 A/D Converter: Last item (The applied intermediate) is added.
		367	23.15 Programmable I/O Ports: 5th and 6th items (Indeterminate values / When the PM01) are added.
		371	23.19.2 Stop Mode is revised.
		071	23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation
			Mode is partly revised.
			23.19.8 Operation Speed is revised.

M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual

Publication Data : Rev.1.00 Sep 30, 2004 Rev.2.00 Nov 28, 2005 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan